Iterative decoding of concatenated convolutional codes: Implementation issues

Proceedings of the IEEE

Volumn 95, Issue 6, 2007, Pages 1201-1227

  Boutillon, Emmanuel ^a   Douillard, Catherine ^b   Montorsi, Guido ^c  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

^b CNRS   (France)

^c POLITECNICO DI TORINO   (Italy)

Author keywords

Concatenated convolutional codes; Hardware complexity; Iterative decoders; Parallel architectures; Quantization; Stopping rules

Indexed keywords

CONCATENATED CODES; CONVOLUTION; CONVOLUTIONAL CODES; PARALLEL ARCHITECTURES;

HARDWARE COMPLEXITY; HIGH SPEED IMPLEMENTATION; ITERATIVE DECODER; PARALLEL CONCATENATED CONVOLUTIONAL CODES; QUANTIZATION; SERIAL CONCATENATED CONVOLUTIONAL CODES; SOFT-INPUT SOFT-OUTPUT ALGORITHMS; STOPPING RULE;

ITERATIVE DECODING;

EID: 57849114022     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2007.895202     Document Type: Article

References (71)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo-codes," in Proc. ICC, Geneva, Switzerland, May 1993, pp. 1064-1070.
2. Comatlas, CAS5093: Turbo Encoder/Decoder, Nov. 1993, datasheet.
3. S. Benedetto and G. Montorsi, "Iterative decoding of serially concatenated convolutional codes," Electron. Lett., vol. 32, no. 13, pp. 1186-1187, Jun. 1996.
4. S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, "Serial concatenation of interleaved codes: Performance analysis, design, and iterative decoding," IEEE Trans. Inform. Theory, vol. 44, no. 5, pp. 909-926, May 1998.
5. S. Benedetto and G. Montorsi, "Serial concatenation of block and convolutional codes," Electron. Lett., vol. 32, no. 10, pp. 887-888, May 1996.
6. R. M. Pyndiah, "Near-optimum decoding of product codes: Block turbo codes," IEEE Trans. Commun., vol. 46, no. 8, pp. 1003-1010, Aug. 1998.
7. CCSDS, Recommendation for Space Data System Standards. TM Synchronization and Channel Coding, Sep. 2003, 131.0-B-1, Blue Book.
8. Third generation partnership project (3GPP) Technical Specification Group, Multiplexing and Channel Coding (FDD), Jun. 1999, TS 25.212, v2.0.0.
9. DVB, Interaction Channel for Satellite Distribution Systems, ETSI EN 301 790, 2000, v. 1.2.2.
10. DVB, Interaction Channel for Digital Terrestrial Television, ETSI EN 301 958, 2001, v. 1.1.1.
11. Third generation partnership project 2 (3GPP2), Physical Layer Standard for cdma2000 spread spectrum systems, Release D, Feb. 2004, 3GPP2 C.S0002-D, ver. 1.0.
12. IEEE, IEEE Standard for Local and Metropolitan Area Networks. Part 16: Air Interface for Fixed Broadband Wireless Access Systems, IEEE 802.16-2004, Nov. 2004.
13. A. Franchi and J. Sengupta, "Technology trends and market drivers for broadband mobile via satellite: Inmarsat BGAN," in Proc. DSP 2001, 7th Int. Workshop Digital Signal Processing Techniques Space Communications, Sesimbra, Portugal, Oct. 2001.
14. S. Benedetto, R. Garello, G. Montorsi, C. Berrou, C. Douillard, A. Ginesi, L. Giugno, and M. Luise, "MHOMS: High-speed ACM for satellite applications," IEEE Trans. Wireless Commun., vol. 12, no. 2, pp. 66-77, Apr. 2005.
15. P. Elias, "Error-free coding," IRE Trans. Inform. Theory, vol. 4, pp. 29-37, Sep. 1954.
16. G. D. Forney, Jr., Concatenated Codes. Cambridge, MA: MIT Press, 1966.
17. G. Battail, "Weighting the symbols decoded by the Viterbi algorithm," (in French), Ann. Telecommun., vol. 42, pp. 31-38, Jan.-Feb. 1987.
18. J. Hagenauer and P. Hoeher, "A Viterbi algorithm with soft-decision outputs and its applications," in Proc. IEEE GLOBECOM'89, Dallas, TX, Nov. 1989, pp. 47.1.1-47.1.7.
19. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. 20, no. 3, pp. 284-287, Mar. 1974.
20. C. Berrou and A. Glavieux, "Reflections on the prize paper: FNear optimum error-correcting coding and decoding: Turbo codes'," IEEE IT Soc. Newslett., vol. 48, no. 2, Jun. 1998.
21. S. Dolinar and M. Belongie, "Enhanced decoding for the Galileo low-gain antenna mission: Viterbi redecoding with four decoding stages," in JPL TDA Progr. Rep., vol. 42-121, pp. 96-109, May 1995.
22. C. Berrou and A. Glavieux, "Near optimum error correcting coding and decoding: Turbo-codes," IEEE Trans. Commun., vol. 44, no. 10, pp. 1261-1271, Oct. 1996.
23. S. Benedetto and G. Montorsi, "Unveiling turbo codes: Some results on parallel concatenated coding schemes," IEEE Trans. Inform. Theory, vol. 42, no. 3, pp. 409-428, Mar. 1996.
24. S. Benedetto and G. Montorsi, "Design of parallel concatenated convolutional codes," IEEE Trans. Commun., vol. 42, no. 5, pp. 591-600, May 1996.
25. S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, "Serial concatenation of interleaved codes: Performance analysis, design, and iterative decoding," IEEE Trans. Inform. Theory, vol. 44, no. 5, pp. 909-926, May 1998.
26. S. ten Brink, "Convergence behavior of iteratively decoded parallel concatenated codes," IEEE Trans. Commun., vol. 49, no. 10, pp. 1727-1737, Oct. 2001.
27. C. Weiss, C. Bettstetter, and S. Riedel, "Code construction and decoding of parallel concatenated tail-biting codes," IEEE Trans. Inform. Theory, vol. 47, no. 1, pp. 366-386, Jan. 2001.
28. M. Jézéquel, C. Berrou, C. Douillard, and P. Pénard, "Characteristics of a sixteen-state turbo-encoder/decoder (turbo4)," in Proc. Int. Symp. Turbo Codes, Brest, France, Sep. 1997, pp. 280-283.
29. S. Benedetto and G. Montorsi, "Performance of continuous and blockwise decoded turbo codes," IEEE Commun. Lett., vol. 1, no. 3, pp. 77-79, May 1997.
30. E. K. Hall and S. G. Wilson, "Stream-oriented turbo codes," IEEE Trans. Inform. Theory, vol. 47, no. 7, pp. 1813-1831, Jul. 2001.
31. G. Masera, G. Piccinini, M. Roch, and M. Zamboni, "VLSI architectures for turbo codes," IEEE Trans. VLSI Syst., vol. 7, no. 5, pp. 369-379, Sep. 1999.
32. C.-M. Wu, M.-D. Shieh, C.-H. Wu, Y.-T. Hwang, and J.-H. Chen, "VLSI architectural design tradeoffs for sliding-window log-MAP decoders," IEEE Trans. VLSI Syst., vol. 13, no. 2, pp. 439-447, Apr. 2005.
33. R. McEliece, "On the BCJR trellis for linear block codes," IEEE Trans. Inform. Theory, vol. 42, no. 7, pp. 1072-1092, Jul. 1996.
34. C. Hartmann and L. Rudolph, "An optimum symbol-by-symbol decoding rule for linear codes," IEEE Trans. Inform. Theory, vol. 22, no. 9, pp. 514-517, Sep. 1976.
35. S. Riedel, "MAP decoding of convolutional codes using reciprocal dual codes," IEEE Trans. Inform. Theory, vol. 44, no. 3, pp. 1176-1187, Mar. 1998.
36. S. Riedel, "Symbol-by-symbol MAP decoding algorithm for high-rate convolutional codes that use reciprocal dual codes," IEEE J. Select. Areas Commun., vol. 16, no. 1, pp. 175-185, Jan. 1998.
37. G. Montorsi and S. Benedetto, "An additive version of the SISO algorithm for the dual code," in Proc. IEEE Int. Symp. Information Theory, 2001, pp. 27.
38. E. Boutillon, W. J. Gross, and P. G. Gulak, "VLSI architectures for the MAP algorithm," IEEE Trans. Commun., vol. 51, no. 2, pp. 175-185, Feb. 2003.
39. D. Gnaedig, E. Boutillon, J. Tousch, and M. Jézéquel, "Towards an optimal parallel decoding of turbo codes," in Proc. 4th Int. Symp. Turbo Codes Related Topics, Munich, Germany, Apr. 2006.
40. T. Blankenship, B. Classon, and V. Deai, "High-throughput turbo decoding techniques for 4G," in Proc. Int. Conf. 3G Wireless and Beyond, San Francisco, CA, Jun. 2005, pp. 137-142.
41. A. Giulietti, L. van der Perre, and A. Strum, "Parallel turbo coding interleavers: Avoiding collisions in accesses to storage elements," Elec. Lett., vol. 38, no. 5, pp. 232-234, Feb. 2002.
42. M. J. Thul, N. When, and L. P. Rao, "Enabling high speed turbo-decoding though concurrent interleaving," in Proc. Int. Symp. Circuits and Systems (ISCAS'02), Phoenix, AZ, May 2002, pp. 897-900.
43. M. J. Thul, F. Gilbert, and N. When, "Concurrent interleaving architecture for high-throughput channel coding," in Proc. ICASSP'03, Apr. 2003, pp. 613-616.
44. A. Tarable, S. Benedetto, and G. Montorsi, "Mapping interleaving laws to parallel turbo and LDPC decoder architectures," IEEE Trans. Inform. Theory, vol. 50, no. 9, Sep. 2004.
45. V. Benes, "Optimal rearrangeable multistage connecting networks," Bell Syst. Tech. J., vol. 42, pp. 1641-1656, 1964.
46. C. Berrou, S. Vaton, M. Jzquel, and C. Douillard, "Computing the minimum distances of linear codes by the error impulse method," in Proc. IEEE GLOBECOM'02, Taipei, Taiwan, Nov. 2002, pp. 1017-1020.
47. S. Crozier, P. Guinand, and A. Hunt, "Estimating the minimum distance of turbo-codes using double and triple impulse methods," IEEE Commun. Lett., vol. 9, no. 6, pp. 631-633, Jun. 2005.
48. C. Berrou, Y. Saouter, C. Douillard, S. Kérouedan, and M. M. Jézéquel, "Designing good permutations for turbo codes: Towards a single model," in Proc. ICC'04, Paris, France, Jun. 2004, pp. 341-345.
49. S. Crozier and P. Guinand, "High-performance low-memory interleaver banks for turbo-codes," in Proc. VTC2001, Rhodes, Greece, Oct. 2001, pp. 2394-2398.
50. D. Gnaedig, E. Boutillon, V. C. Gaudet, M. Jézéquel, and P. G. Gulak, "On multiple slice turbo codes," in Proc. 3rd Int. Symp. Turbo Codes and Related Topics, Brest, France, Sep. 2003, pp. 153-157.
51. O. Muller, A. Baghdadi, and M. Jézéquel, "Exploring parallel processing levels for convolutional turbo decoding," in Proc. 2nd ICTTA Conf., Damascus, Syria, Apr. 2006.
52. P. Black and T. Meng, "A 140-mb/s, 32-state, radix-4 viterbi decoder," IEEE Commun. Lett., vol. 27, no. 12, pp. 1877-1885, Dec. 1992.
53. T. Miyauchi, K. Yamamoto, T. Yokokawa, M. Kan, Y. Mizutani, and M. Hattori, "High-performance programmable SISO decoder VLSI implementation for decoding turbo codes," in Proc. IEEE Global Telecommunications Conf., GLOBECOM '01, San Antonio, TX, Nov. 2001, pp. 305-309.
54. M. Bickerstaff, L. Davis, C. Thomas, D. Garrett, and C. Nicol, "A 24 Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless," in IEEE Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, Feb. 2003.
55. G. Fettweis and H. Meyr, "Parallel Viterbi algorithm implementation: Breaking the ACS-bottleneck," IEEE Trans. Commun., vol. 37, no. 8, pp. 785-790, Aug. 1989.
56. C. Berrou and M. Jezequel, "Non-binary convolutional codes for turbo coding," Elec. Lett., vol. 35, no. 1, pp. 39-40, Jan. 1999.
57. A. Matache, S. Dolinar, and F. Pollara, "Stopping rules for turbo decoders," in JPL TMO Progress Rep., vol. 42-142, pp. 1-22, Aug. 2000.
58. S. Shao, L. Shu, and M. Fossorier, "Two simple stopping criteria for turbo decoding," IEEE Trans. Commun., vol. 47, pp. 1117-1120, 1999.
59. A. Shibutani, H. Suda, and F. Adachi, "Reducing average number of turbo decoding iterations," Electron. Lett., vol. 35, pp. 701-702, 1999.
60. A. Shibutani, H. Suda, and F. Adachi, "Complexity reduction of turbo decoding," in Proc. Vehicular Technology Conf. VTC'1999, Ottawa, ON, Canada, 1999, vol. 3, pp. 1570-1574.
61. K. Gracie, S. Crozier, and A. Hunt, "Performance of a low-complexity turbo decoder with a simple early stopping criterion implemented on a SHARC processor," in Proc. 6th Int. Mobile Satellite Conf. IMSC 99, Ottawa, ON, Canada, 1999, pp. 281-286.
62. B. Kim and H. S. Lee, "Reduction of the number of iterations in turbo decoding using extrinsic information," in Proc. IEEE TENCON 99, Inchon, South Korea, 1999, pp. 494-497.
63. J. Cain, "CMOS VLSI implementation of r = 1/2, k = 7 decoder," in Proc. IEEE Nat. Aerospace Electron. Conf., NAECOM'84, 1984, pp. 20-27.
64. A. Hekstra, "An alternative to metric rescaling in Viterbi decoders," IEEE Trans. Commun., vol. 37, no. 11, pp. 1220-1222, Nov. 1989.
65. S. Pietrobon, "Implementation and performance of a turbo/MAP decoder," Int. J. Satellite Commun., vol. 16, pp. 23-46, Jan.-Feb. 1998.
66. C. Jung-Fu and T. Ottosson, "Linearly approximated log-MAP algorithm for turbo decoding," in Proc. Vehicular Technol. Conf. VTC'2000, Tokyo, Japan, 2000, pp. 2252-2256.
67. W. J. Gross and P. G. Gulak, "Simplified MAP algorithm suitable for implementation of turbo decoder," Electron. Lett., vol. 34, no. 16, pp. 1577-1578, Aug. 1998.
68. C. J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier, and H. Xiao-Yu, "Reduced-complexity decoding of LDPC codes," IEEE Trans. Commun., vol. 53, no. 8, pp. 1288-1299, Aug. 2005.
69. C. Douillard and C. Berrou, "Turbo codes with rate-m / (m + 1) constituent convolutional codes," IEEE Trans. Commun., vol. 53, no. 10, pp. 1630-1638, Oct. 2005.
70. H.-A. Loeliger, F. Tarkoy, F. Lustenberger, and M. Helfenstein, "Decoding in analog VLSI," IEEE Commun. Mag., vol. 37, pp. 99-101, Apr. 1999.
71. J. Hagenauer, "Decoding of binary codes with analog networks," in Proc. 1998 Information Theory Workshop, San Diego, CA, Feb. 1998, pp. 13-14.