메뉴 건너뛰기




Volumn 255, Issue 3, 2008, Pages 628-632

Surface passivation technology for III-V semiconductor nanoelectronics

Author keywords

GaAs; High k dielectric; III V Semiconductor; MOS structure; Nanoelectronics; Surface passivation

Indexed keywords

ALUMINUM ALLOYS; ALUMINUM GALLIUM ARSENIDE; GALLIUM ARSENIDE; HIGH-K DIELECTRIC; III-V SEMICONDUCTORS; INDIUM ALLOYS; MOLECULAR BEAM EPITAXY; NANOELECTRONICS; NANOWIRES; SEMICONDUCTING GALLIUM; SEMICONDUCTING GALLIUM ARSENIDE; SEMICONDUCTING INDIUM GALLIUM ARSENIDE; SEMICONDUCTING SILICON; SEMICONDUCTOR ALLOYS;

EID: 55649116411     PISSN: 01694332     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.apsusc.2008.07.002     Document Type: Article
Times cited : (52)

References (44)
  • 1
    • 55649110541 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors 2005 Edition, "Radio frequency and analog/mixed signal technologies for wireless communication", http://www.itrs.net/Links/2005ITRS/Wireless2005.pdf.
    • International Technology Roadmap for Semiconductors 2005 Edition, "Radio frequency and analog/mixed signal technologies for wireless communication", http://www.itrs.net/Links/2005ITRS/Wireless2005.pdf.
  • 2
    • 40849129978 scopus 로고    scopus 로고
    • Challenges and opportunities of III-V nanoeloectronics for future logic applications (invited plenary talk)
    • University Park, PA, USA, June 26-28
    • Chau R. Challenges and opportunities of III-V nanoeloectronics for future logic applications (invited plenary talk). Conference Digest of IEEE Device Research Conference. University Park, PA, USA, June 26-28 (2006) 3
    • (2006) Conference Digest of IEEE Device Research Conference , pp. 3
    • Chau, R.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.