High-level power analysis for multi-core chips

CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2006, Pages 389-400

  Eisley, Noel ^a   Soteriou, Vassos ^a   Peh, Li Shiuan ^a  

^a Princeton University   (United States)

Author keywords

Chip multiprocessor (CMP); Multi core; Power analysis; Simulation; System on a chip (SoC)

Indexed keywords

POWER ANALYSIS; PROCESSOR CORES; SYSTEM-ON-A-CHIP (SOC);

BANDWIDTH; COMPUTER SIMULATION; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; PROGRAM COMPILERS;

MICROPROCESSOR CHIPS;

EID: 34547205571     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176760.1176807     Document Type: Conference Paper

References (42)

1. ARM Integrated Multiprocessor Core, 2006. Available [online]: http://www.arm.com.
2. L. Benini and G. De Micheli. Powering Networks on Chip. In Proc. of the International Symposium on System Synthesis, pp. 33-38, Oct. 2001.
3. D. Brooks et al. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proc. of the International Symposium on Computer Architecture, pp. 83-94, June 2000.
4. M. Burtscher and I. Ganusov. Automatic Synthesis of High-Speed Processor Simulators. In Proc. of the International Symposium on Microarchitecture, pp. 55-66, Dec. 2004.
5. G. Chen et al. Compiler-Directed Channel Allocation for Saving Power in on-Chip Networks. In Proc. of the Symposium on Principles of Programming Languages, pp. 194-205, Jan. 2006.
6. G. Chen et al. Reducing NoC Energy Consumption Through Compiler-Directed Channel Voltage Scaling. In Proc. of the Conference on Programming Language Design and Implementation, pp. 193-203, June 2006.
7. J. W. Chen et al. SimWattch: An Approach to Integrate Complete-System with User-Level Performance/Power Simulators. In Proc. of the International Symposium on Performance Analysis of Systems and Software, pp. 1-10, March 2003.
8. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of the Design Automation Conference, pp. 684-689, June 2001.
9. L. Eeckhout et al. Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox. IEEE Micro, Vol. 23, No. 5, pp. 26-38, Sept.-Oct. 2003.
10. N. Eisley and L.-S. Peh. High-Level Power Analysis for on-Chip Networks. In Proc. of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 104-115, Sept. 2004, LUNA: Available [online] http://www.princeton.edu/~eisley/LUNA.html.
11. Gigascale Systems Research Center (GSRC), 2006. Available [online] http://www.gigascale.org/roadmap/.
12. C-T. Hsieh et al. Profile-Driven Program Synthesis for Evaluation of System Power Dissipation. In Proc. of the Design Automation Conference, pp. 576-581, June 1997.
13. C. Isci and M. Martonosi. Phase Characterization for Power: Evaluating Control-Flow-Based and Event-Counter-Based Techniques. In Proc. of the International Symposium on High Performance Computer Architecture, pp. 121-132, Feb. 2006.
14. J. S. Kim et al. Energy Characterization of a Tiled Architecture Processor with on-Chip Networks. In Proc. of the International Symposium on Low Power Electronics and Design, pp. 424-427, Aug. 2003.
15. P. Kongetira et al. Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro, Vol. 25, No. 2, pp. 21-29, March/April 2005.
16. B. Macii et al. High-Level Power Modeling, Estimation, and Optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 11, Nov. 1998.
17. S. McFarling and J. Hennessy. Reducing the Cost of Branches. In Proc. of the International Symposium on Computer Architecture, pp. 396-403, June, 1986.
18. B. H. Meyer at. al. Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors. IEEE Transactions on Computers, Vol. 54, No. 6, June 2005.
19. MIT Raw Team, personal communication, 2006.
20. J. Oliver et al. Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor. In Proc. of the International Symposium on Computer Architecture, pp. 150-161, June 2004.
21. V. S. Pai et al. RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors. In Proc. of the International Symposium on High Performance Computer Architecture, pp. 72-83, Feb. 1997.
22. M. Pedram and Q. Wu. Design Considerations for Battery-Powered Electronics. In Proc. of the Design Automation Conference, pp. 861-866, June 1999.
23. D. Penry et al. Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-Processors. In Proc. of International Symposium on High Performance Computer Architecture, pp. 29-40, Feb. 2006.
24. D. Pham et al. The Design and Implementation of a First-Generation Cell Processor. In Proc. of the International Solid-State Circuits Conference, pp. 184-185, March 2005.
25. PoPNet Simulator, 2006. Available [online] http://www.princeton.edu/ ~lshang/popnet.html.
26. K. Sankaralingam et al. Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture. In Proc. of the International Symposium on Computer Architecture, pp. 422-433, June 2003.
27. R. Sasanka et al. The Energy Efficiency of CMP vs. SMT for Multimedia Workloads. In Proc. of the International Conference on Supercomputing, pp. 196-206, June 2004.
28. L. Shang et al. PowerHerd: Dynamically Satisfying Peak Power Constraints in Interconnection Networks. In Proc. of the International Conference on Supercomputing, pp. 98-108, June 2003.
29. L. Shang et al. Thermal Modeling, Characterization, and Management of On-Chip Networks. In Proc. of the International Symposium on Microarchitecture, pp. 67-78, Dec. 2004.
30. T. Sherwoood et al. Automatically Characterizing Large Scale Program Behavior. ACM SIGPLAN Notices, Vol. 37, No. 10, pp. 45-57, Oct. 2002.
31. Simics, 2006. Available [online]: www.simics.net.
32. SimpleScalar LLC, 2006. Available [online]: http://www.simplescalar.com.
33. V. Soteriou et al. Software-Directed Power-Aware Interconnection Networks. In Proc. of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 274-285, Sept. 2005.
34. M. B. Taylor et al. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. In Proc. of the International Symposium on Computer Architecture, pp. 2-13, June 2004.
35. M. B. Taylor et al. Scalar Operand Networks. IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 2, pp. 145-162, Feb. 2005.
36. The Standard Performance Evaluation Corporation, 2006. Available [online]: http://www.spec.org.
37. Vivek Tiwari et al. Instruction Level Power Analysis and Optimization of Software. Journal of VLSI Signal Processing, Vol. 13 Issues 2-3, pp. 223-238, Aug.-Sep. 1996.
38. Vivek Tiwari et al. Power Analysis of Embedded Software: A First Step towards Software Power Minimization. In Proc. of the 1994 International Conference on Computer-Aided Design, pp. 384-390, Aug. 1994.
39. M. Vachharajani et al. Microarchitectural Exploration with Liberty. In Proc. of the International Symposium on Microarchitecture, pp. 271-282, Nov. 2002.
40. H. Wang et al. Orion: A Power-Performance Simulator for Interconnection Networks. In Proc. of the International Symposium on Microarchitecture, pp. 294-305, Nov. 2002.
41. W. Ye et al. The Design and Use of SimplePower: A Cycle Accurate Energy Estimation Tool. In Proc. of the Design Automation Conference, pp. 340-345, June 2000.
42. K. C. Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, Vol. 16, No. 2, pp. 28-40, April 1996.