The energy efficiency of CMP vs. SMT for multimedia workloads

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2004, Pages 196-206

  Sasanka, Ruchira ^a   Adve, Sarita V ^a   Chen, Yen Kuang ^b   Debes, Eric ^b  

^a University of Illinois at Urbana Champaign   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER ARCHITECTURE; ELECTRIC POTENTIAL; ENERGY EFFICIENCY; FREQUENCIES; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS;

CHIP MULTIPROCESSING (CMP); CMP; MULTIMEDIA WORKLOADS; SIMULTANEOUS MULTITHREADING (SMT);

MULTIMEDIA SYSTEMS;

EID: 8344233355     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1006209.1006238     Document Type: Conference Paper

References (22)

1. Intel Pentium-M Processor Datasheet. http://www.intel.com/design/mobile/ datashts/252612.htm.
2. D. H. Albonesi et al. Dynamically Tuning Processor Resources with Adaptive Processing. In IEEE Computer, December 2003.
3. B. Bentley and R. Gray. Validating The Intel Pentium 4 Processor: Power Reduction Validation. http://www.intel.com/technology/itj/q12001/articles/art_3. htm. In Intel Technology Journal, 2001.
4. S. Y. Borkar. Designing for power, http://www.intel.com/labs/features/ mi04031.htm?iid=labs+mi04031.ht
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In ISCA, 2000.
6. J. Burns and J.-L. Gaudiot. Area and System Clock Effects on SMT/CMP Processors. In PACT, 2000.
7. Y.-K. Chen et al. Media Applications on Hyper-Threading Technology, http://developer.intel.com/technology/itj/2002/. In Intel Technology Journal, Vol.6, Issue 1, February 2002.
8. R. Gonzalez and M. Horowitz. Energy Dissipation In General Purpose Microprocessors. In IEEE Journal of Solid-state Circuits, September 1996.
9. J. Griswell et al. Using a Performance Model to Estimate Core Clock Gating Power Savings. In Workshop on Complexity-Effective Design, 2002.
10. L. Hammond, B. A. Nayfeh, and K. Olukotun. A Single-Chip Multiprocessor. In IEEE Computer Special Issue on Billion-Transistor Processors, September 1997.
11. C. J. Hughes et al. Variability in the Execution of Multimedia Applications and Implications for Architecture. In ISCA, 2001.
12. C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. IEEE Computer, February 2002.
13. R. Jain, C. J. Hughes, and S. V. Adve. Soft Real-Time Scheduling on Simultaneous Multithreaded Processors. In RTSS, 2002.
14. S. Kaxiras, G. Narlikar, A. D. Berenbaum, and Z. Hu. Comparing Power Consumption of an SMT and a CMP DSP for Mobile Phone Workloads. In CASES, 2001.
15. R. Sasanka, S. V. Adve, E. Debes, and Y.-K. Chen. Energy Efficiency of CMP and SMT Architectures for Multimedia Workloads. In UIUC CS Technical Report UIUCDCS-R-2003-2325, 2003.
16. R. Sasanka, C. J. Hughes, and S. V. Adve. Joint Local and Global Hardware Adaptations for Energy. In ASPLOS, 2002.
17. J. Seng, D. Tullsen, and G. Z. N. Cai. Power-Sensitive Multithreaded Architecture. In ASPLOS, 1996.
18. K. Skadron, T. Abdelzaher, and M. R. Stan. Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management. In HPCA, 2002.
19. D. Tullsen et al. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In ISCA, 1996.
20. D. Tullsen et al. Converting Thread-Level Parallelism Into Instruction-Level Parallelism via Simultaneous Multithreading. In ACM Trans. Computer Systems, Aug. 1997.
21. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In Proc. of the 35th MICRO, November 2002.
22. Y. Zhang et al. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. In Tech Report CS-2003-05, Univ. of Virginia, 2003.