Phase characterization for power: Evaluating control-flow-based and event-counter-based techniques

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2006, Issue , 2006, Pages 122-133

  Isci, Canturk ^a   Martonpsi, Margaret ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PHASE ANALYSIS; PHASE CHARACTERIZATION; PHASE-BASED SYSTEM MANAGEMENT TECHNIQUES; POWERN ORIENTED PHASES;

COMPUTER HARDWARE; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; COMPUTER SYSTEMS; CONTROL SYSTEMS; ELECTRIC POWER UTILIZATION; ERROR DETECTION; HIERARCHICAL SYSTEMS; VECTORS;

POWER CONTROL;

EID: 33748856569     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2006.1598119     Document Type: Conference Paper

References (41)

1. D. Albonesi, R. Balasubramonian, S. Dropsho, S. Dwarkadas, E. Friedman, M. Iluang, V. Kursun, G. Magklis, M. Scott, G. Semeraro, P. Bose, A. Buyuklosunoglu, P. Cook, and S. Schuster. Dynamically Tuning Processor Resources with Adaptive Processing. IEEE Computer, 36(12):43-51, 2003.
2. M. Annavaram, R. Rakvic, M. Polito, J.-Y. Bouguet, R. Hankins, and B. Dayies. The Fuzzy Correlation between Code and Performance Predictability. In Proceedings of the 37th annual International Synp. on Microarchitecture., 2004.
3. F. Bellosa, A. Weissel, M. Waitz, and S. Kellner. Event-Driven Energy Accounting for Dynamic Thermal Management. In Proceedings of the Workshop on Compilers and Operating Systems for Low Power (COLP'03), New Orleans, Sept. 2003.
4. D. Brooks and M. Martonosi. Dynamically exploiting narrow width operands to improve processor power and performance. In Proceedings of the 5th International Symposium on High Performance Computer Architecture, Jan. 1999.
5. F. Chang, K. Farkas, and P. Ranganathan. Energy driven statistical profiling: Detecting software hotspots. In Proceedings of the Proceedings of the Workshop on Computer Systems, 2002.
6. K. Choi, R. Soma, and M. Pedram. Dynamic Voltage and Frequency Scaling based on Workload Decomposition. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), Aug. 2004.
7. J. Cook, R. L. Oliver, and E. E. Johnson. Examining performance differences in workload execution phases. In Proceedings of the IEEE International Workshop on Workload Characterization (WWC-4), 2001.
8. A. Dhodapkar and J. Smith. Comparing Program Phase Detection Techniques. In 36th International Symp. on Microarchitecture, 2003.
9. A. Dhodapkar and J. Smith. Managing multi-configurable hardware via dynamic working set analysis. In 29th Annual International Symposium on Computer Architecture, 2002.
10. C. Ding and K. Kennedy. Improving Cache Performance in Dynamic Applications through Data and Computation Reorganization at Run Time. In Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, 1999.
11. R. O. Duda, P. E. Hart, and D. G. Stork. Pattern Classification. Second Edition. Wiley Interscience, New York, 2001.
12. E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and Predicting Program Behavior and its Variability. In IEEE PACT, pages 220-231, 2003.
13. L. Eeckhout, R. Sundareswara, J. Yi, D. Lilja, and P. Schrater. Accurate Statistical Approaches for Generating Representative Workload Compositions. In Proceedings of the IEEE International Symposium on Workload Characterization, Oct. 2005.
14. F. Ercolessi. MDBNCH - A molecular dynamics benchmark. International School for Advanced Studies in Trieste, www.fisica.uniud.it/ ercolessi/mdbnch.html.
15. GIMP. GNU Image Manipulation Program, http://www.gimp.org/.
16. S. Heo, K. Barr, and K. Asanovic. Reducing Power Density through Activity Migration. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), Seoul, Korea, Aug. 2003.
17. M. J. Hind, V. T. Rajan, and P. F. Sweeney. Phase Shift Detection: A Problem Classification. IBM Researh Report RC-22887, IBM T. J. Watson, Aug. 2003.
18. C. Hu, D. Jimenez, and U. Kremer. Toward an Evaluation Infrastructure for Power and Energy Optimizations. In Workshop on High-Performance. Power-Aware Computing, 2005.
19. M. Huang, J. Renau, and J. Torrellas. Positional Adaptation of Processors: Application to Energy Reduction. In Proceedings of the International Symp. on Computer Architecture, 2003.
20. C. Isci and M. Martonosi. Identifying Program Power Phase Behavior using Power Vectors. In Proceedings of the IEEE International Workshop on Workload Characterization'(WWC-6), 2003.
21. C. Isci and M. Martonosi. Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data. In Proceedings of the 36th International Symp. on Microarchitecture, Dec. 2003.
22. C. Isci and M. Martonosi. Detecting Recurrent Phase Behavior under Real-System Variability. In Proceedings of the IEEE International Symposium on Workload Characterization, Oct. 2005.
23. C. Isci, M. Martonosi, and A. Buyuktosunoglu. Long-term Workload Phases: Duration Predictions and Applications to DVFS. IEEE Micro: Special Issue on Energy Efficient Design, 25(5):39-51, Sep/Oct2005.
24. A. Iyer and D. Marculescu. Power aware microarchitecture resource scaling. In Proceedings of Design Automation and Test in Europe, DATE, Mar. 2001.
25. R. Jenkins. Hash functions. Dr. Dobb's Journal, 9709, Sept. 1997.
26. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder. The Strong Correlation between Code Signatures and Performance. In IEEE International Symposium on Performance Analysis of Systems and Software, Mar. 2005.
27. J. Lau, S. Schoenmackers, and B. Calder. Transition Phase Classification and Prediction. In 11th International Symposium on High Performance Computer Architecture, 2005.
28. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In Proceedings of the 60th annual International Symposium on Microarchitecture, 1997.
29. C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. Reddi, and K. Hazelwood. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In Programming Language Design and Implementation (PLDI), June 2005.
30. G. Magklis, M. L. Scott, G. Semeraro, D. H. Albonesi, and S. Dropsho. Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Processor. In Proceedings of the 30th International Symposium on Computer Architecture, June 2003.
31. J. McCalphin. STREAM: Sustainable Memory Bandwidth in Current High Performance Computers. Technical report, University of Virginia, 1995.
32. H. Patil, R. Cohn, M. Charney, R. Kapopr, A. Sun, and A. Karunanidhi. Pinpointing Representative Portions of Large Intel Itanium Programs with Dynamic Instrumentation. In Proceedings of the 37th annual International Symp, on Microarchitecture, 2004.
33. M. Powell, M. Gomaa, and T. N. Vijaykumar. Heat-and-run: Leveraging SMT and CMP to manage power density through the operating system. In Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XI, 2004.
34. X. Shen, Y. Zhong, and C. Ding. Locality Phase Prediction. In Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XI), Oct. 2004.
35. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In International Conference on Parallel Architectures and Compilation Techniques, Sept. 2001.
36. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior, 2002. In Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002. http://www.cs.ucsd.edu/users/calder/simpoint/.
37. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In Proceedings of the 28th International Symposium on Computer Architecture (ISCA-30), June 2003.
38. Sourceforge.net. The LAME Project, http://www.mp3dev.org/.
39. R. Todi. Speclite: using representative samples to reduce spec cpu2000 workload. In Proceedings of the IEEE International Workshop on Workload Characterization (WWC-4), 2001.
40. A. Weissel and F. Bellosa. Process cruise control: Event-driven clock scaling for dynamic power management. In Proceedings of the International Conference on Compilers, Architecture and Synthests for Embedded Systerns (CASES 2002), Grenoble, France, Aug. 2002.
41. Q. Wu, V. Reddi, Y. Wu, J. Lee, D. Connors, D. Brooks, M. Martonosi, and D. W. Clark. A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance. In Proceedings of the 38th annual International Symp. on Microarchitecture, 2005.