Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 422-433

  Sankaralingam, Karthikeyan ^a   Nagarajan, Ramadass ^a   Liu, Haiming ^a   Kim, Changkyu ^a   Huh, Jaehyuk ^a   Burger, Doug ^a   Keckler, Stephen W ^a   Moore, Charles R ^a  

^a The University of Texas at Austin ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; CONCURRENCY CONTROL; DIGITAL SIGNAL PROCESSING; PARALLEL PROCESSING SYSTEMS; PERFORMANCE;

CHIP MULTIPROCESSORS; ON-CHIP MEMORY SYSTEM; PROCESSING ELEMENTS;

COMPUTER ARCHITECTURE;

EID: 0037669851     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/859618.859667     Document Type: Conference Paper

References (25)

1. TMS320C54x DSP Reference Set, Volume 2: Mnemonic Instruction Set, Literature Number: SPRU172C, March 2001.
2. L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A scalable architecture based on single-chip multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 282-293, June 2000.
3. V. Baumgarte, F. May, A. Nückel, M. Vorbach, and M. Weinhardt. PACT XPP - A Self-Reconfigurable Data Processing Architecture. In 1st International Conference on Engineering of Reconfigurable Systems and Algorithms, June 2001.
4. C. Casçaval, J. Castanos, L. Ceze, M. Denneau, M. Gupta, D. Lieber, J. E. Moreira, K. Strauss, and H. S. W. Jr. Evaluation of multithreaded architecture for cellular computing. In Proceedings of the 8th International Symposium on High Performance Computer Architecture, pages 311-322, January 2002.
5. P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. mei W. Hwu. IMPACT: An architectural framework for multiple-instruction-issue processors. In Proceedings of the 18th Annual International Symposium on Computer Architecture, pages 266-275, May 1991.
6. M. Cintra, J. F. Martínez, and J. Torrellas. Architectural support for scalable speculative parallelization in shared-memory multiprocessors. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 13-24, June 2000.
7. C. Ebeling, D. C. Cronquist, and P. Franklin. Configurable computing: The catalyst for high-performance architectures. In International Conference on Application-Specific Systems, Architectures, and Processors, pages 364-372, 1997.
8. R. Espasa, F. Ardanaz, J. Emer, S. Felix, J. Gago, R. Gramunt, I. Hernandez, T. Juan, G. Lowney, M. Mattina, and A. Seznec. Tarantula: A Vector Extension to the Alpha Architecture. In Proceedings of The 29th International Symposium on Computer Architecture, pages 281-292, May 2002.
9. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. Taylor. Piperench: A reconfigurable architecture and compiler. IEEE Computer, 33(4):70-77, April 2000.
10. Q. Jacobson, S. Bennett, N. Sharma, and J. E. Smith. Control flow speculation in multiscalar processors. In Proceedings of the 3rd International Symposium on High Performance Computer Architecture, Feb. 1997.
11. B. Khailany, W. J. Dally, S. Rixner, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, and A. Chang. Imagine: Media processing with streams. IEEE Micro. 21(2):35-46, March/April 2001.
12. C. Kim, D. Burger, and S. W. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 211-222, October 2002.
13. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In International Symposium on Microarchitecture, pages 330-335, 1997.
14. S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann. Effective compiler support for predicated execution using the hyperblock. In Proceedings of the 25st International Symposium on Microarchitecture, pages 45-54, 1992.
15. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally, and M. Horowitz. Smart memories: A modular reconfigurable architecture. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 161-171, June 2000.
16. R. Nagarajan, S. Sankaralingam, D. Burger, and S. W. Keckler. A design space evaluation of grid processor architectures. In Proceedings of the 34th Annual International Symposium on Microarchitecture, pages 40-51, December 2001.
17. N. Ranganathan, R. Nagarajan, D. Burger, and S. W. Keckler. Combining hyperblocks and exit prediction to increase front-end bandwidth and performance. Technical Report TR-02-041, Department of Computer Sciences, The University of Texas at Austin, September 2002.
18. S. Rixner, W. J. Dally, U. J. Kapasi, B. Khailany, A. Lopez-Lagunas, P. R. Mattson, and J. D. Owens. A bandwidth-efficient architecture for media processing. In Proceedings on the 31st International Symposium on Microarchitecture, pages 3-13, December 1998.
19. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 414-425, June 1995.
20. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. A scalable approach to thread-level speculation. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 1-12, June 2000.
21. D. Talla, L. John, and D. Burger. Bottlenecks in multimedia processing with SIMD style extensions and architectural enhancements. IEEE Transactions on Computers, to appear, pages 35-46, 2003.
22. J. M. Tendler, J. S. Dodson, J. J. S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Journal of Research and Development, 26(1):5-26, January 2001.
23. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 392-403, June 1995.
24. V.Kathail, M.Schlansker, and B.R.Rau. Hpl-pd architecture specification: Version 1.1. Technical Report HPL-93-80(R.1), Hewlett-Packard Laboratories, February 2000.
25. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. A. Amarsinghe, and A. Agarwal. Baring it all to software: RAW machines. IEEE Computer, 30(9):86-93, September 1997.