-
1
-
-
33751431648
-
-
FengShui Placer, http://vlsicad.cs.binghamton.edu/software.html.
-
FengShui Placer
-
-
-
3
-
-
33751403749
-
-
hMetis. http://www-users.cs.umn.edu/~karypis/meus/hmeus/.
-
HMetis
-
-
-
5
-
-
33751417975
-
-
PARQUET. http://vlsicad.eecs.umich.edu/BK/parquet/.
-
PARQUET
-
-
-
6
-
-
0035181641
-
Fixed-outline floorplanning through better local search
-
S. Adya and I. Markov. Fixed-outline floorplanning through better local search. In Proc. of ICCAD, pages 328-333, 2001.
-
(2001)
Proc. of ICCAD
, pp. 328-333
-
-
Adya, S.1
Markov, I.2
-
7
-
-
0036377317
-
Consistent placement of macro-blocks using floorplanning and standard-cell placement
-
S. Adya and I. Markov. Consistent placement of macro-blocks using floorplanning and standard-cell placement. In Proc. of ISPD, pages 12-17, 2002.
-
(2002)
Proc. of ISPD
, pp. 12-17
-
-
Adya, S.1
Markov, I.2
-
8
-
-
0742321357
-
Fixed-outline floorplanning: Enabling hierarchical design
-
December
-
S. Adya and I. Markov. Fixed-outline floorplanning : Enabling hierarchical design. IEEE Trans. on VLSI Systems, 11(6):1120-1135, December 2003.
-
(2003)
IEEE Trans. on VLSI Systems
, vol.11
, Issue.6
, pp. 1120-1135
-
-
Adya, S.1
Markov, I.2
-
9
-
-
16244382367
-
Unification of partitioning, placement and floorplanning
-
S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov. Unification of partitioning, placement and floorplanning. In Proc. of ICCAD, pages 550-557, 2004.
-
(2004)
Proc. of ICCAD
, pp. 550-557
-
-
Adya, S.N.1
Chaturvedi, S.2
Roy, J.A.3
Papa, D.A.4
Markov, I.L.5
-
10
-
-
0032138427
-
Multilevel circuit partitioning
-
August
-
C. J. Alpert, J.-H. Huang, and A. B. Kahng. Multilevel circuit partitioning. IEEE Trans, on CAD, 17(8):655-667, August 1998.
-
(1998)
IEEE Trans, on CAD
, vol.17
, Issue.8
, pp. 655-667
-
-
Alpert, C.J.1
Huang, J.-H.2
Kahng, A.B.3
-
11
-
-
29144505066
-
Are floorplan representations important in digital design?
-
H. H. Chan, S. N. Adya, and I. L. Markov. Are floorplan representations important in digital design? In Proc. of ISPD, pages 129-136, 2005.
-
(2005)
Proc. of ISPD
, pp. 129-136
-
-
Chan, H.H.1
Adya, S.N.2
Markov, I.L.3
-
12
-
-
0034477815
-
Multilevel optimization for large-scale circuit placement
-
T. Chan, J. Cong, T. Kong, and J. R. Shinnerl. Multilevel optimization for large-scale circuit placement. In Proc. of ICCAD, pages 171-176, 2000.
-
(2000)
Proc. of ICCAD
, pp. 171-176
-
-
Chan, T.1
Cong, J.2
Kong, T.3
Shinnerl, J.R.4
-
13
-
-
84954416950
-
Multi-level placement for large-scale mixed-size ic designs
-
C.-C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale mixed-size ic designs. In Proc. of ASPDAC, pages 325-330, 2003.
-
(2003)
Proc. of ASPDAC
, pp. 325-330
-
-
Chang, C.-C.1
Cong, J.2
Yuan, X.3
-
14
-
-
0033701594
-
B*-trees: A new representation for non-slicing floorplans
-
Y.-C. Chang, Y.-W. Chang, G.-M. Wu, , and S.-W. Wu. B*-trees: A new representation for non-slicing floorplans. In Proc. of DAC, pages 458-463, 2000.
-
(2000)
Proc. of DAC
, pp. 458-463
-
-
Chang, Y.-C.1
Chang, Y.-W.2
Wu, G.-M.3
Wu, S.-W.4
-
15
-
-
33751435863
-
IMF: Interconnect-driven multilevel floorplanning for large-scale building-module designs
-
T.-C. Chen and Y.-W. Chang. IMF: Interconnect-driven multilevel floorplanning for large-scale building-module designs. In Proc. of ICCAD, 2005.
-
(2005)
Proc. of ICCAD
-
-
Chen, T.-C.1
Chang, Y.-W.2
-
16
-
-
29144499085
-
Modern floorplanning based on fast simulated annealing
-
T.-C. Chen and Y.-W. Chang. Modern floorplanning based on fast simulated annealing. In Proc. of ISPD, pages 104-112, 2005.
-
(2005)
Proc. of ISPD
, pp. 104-112
-
-
Chen, T.-C.1
Chang, Y.-W.2
-
17
-
-
29144523870
-
NTUplace: A ratio partitioning based placement algorithm for large-scale mixed-size designs
-
T.-C. Chen, T.-C. Hsu, Z.-W. Jiang, and Y.-W. Chang. NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. In Proc. of ISPD, pages 236-238, 2005.
-
(2005)
Proc. of ISPD
, pp. 236-238
-
-
Chen, T.-C.1
Hsu, T.-C.2
Jiang, Z.-W.3
Chang, Y.-W.4
-
18
-
-
0035212842
-
Multilevel approach to full-chip gridless routing
-
J. Cong, J. Fang, and Y. Zhang. Multilevel approach to full-chip gridless routing. In Proc. of ICCAD, pages 396-403, 2001.
-
(2001)
Proc. of ICCAD
, pp. 396-403
-
-
Cong, J.1
Fang, J.2
Zhang, Y.3
-
19
-
-
84861421567
-
Fast floorplanning by look-ahead enabled recursive bipartitioning
-
J. Cong, M. Romesis, and J. R. Shinnerl. Fast floorplanning by look-ahead enabled recursive bipartitioning. In Proc. of ASPDAC, 2005.
-
(2005)
Proc. of ASPDAC
-
-
Cong, J.1
Romesis, M.2
Shinnerl, J.R.3
-
20
-
-
0036907173
-
An enhanced multilevel routing system
-
J. Cong, M. Xie, and Y. Zhang. An enhanced multilevel routing system. In Proc. of ICCAD, pages 51-58, 2002.
-
(2002)
Proc. of ICCAD
, pp. 51-58
-
-
Cong, J.1
Xie, M.2
Zhang, Y.3
-
21
-
-
0032690067
-
An O-tree representation of non-slicing floorplan and its applications
-
P.-N. Guo, C.-K. Cheng, and T. Yoshimura. An O-tree representation of non-slicing floorplan and its applications. In Proc. of DAC, pages 268-273, 1999.
-
(1999)
Proc. of DAC
, pp. 268-273
-
-
Guo, P.-N.1
Cheng, C.-K.2
Yoshimura, T.3
-
23
-
-
0346778741
-
A fast crosstalk- And performance-driven multilevel routing system
-
T.-Y. Ho, Y.-W. Chang, S.-J. Chen, and D. T. Lee. A fast crosstalk- and performance-driven multilevel routing system. In Proc. of ICCAD, pages 382-387, 2003.
-
(2003)
Proc. of ICCAD
, pp. 382-387
-
-
Ho, T.-Y.1
Chang, Y.-W.2
Chen, S.-J.3
Lee, D.T.4
-
24
-
-
0034481271
-
Corner block list: An effective and efficient topological representation of non-slicing floorplan
-
X. Hong, G. Huang, T. Cai, J. Gu, S. Dong, C.-K. Cheng, and J. Gu. Corner block list: An effective and efficient topological representation of non-slicing floorplan. In Proc. of ICCAD, pages 8-12, 2000.
-
(2000)
Proc. of ICCAD
, pp. 8-12
-
-
Hong, X.1
Huang, G.2
Cai, T.3
Gu, J.4
Dong, S.5
Cheng, C.-K.6
Gu, J.7
-
26
-
-
0033705078
-
Classical floorplaning harmful?
-
A. B. Kahng. Classical floorplaning harmful? In Proc. of ISPD, pages 207-213, 2000.
-
(2000)
Proc. of ISPD
, pp. 207-213
-
-
Kahng, A.B.1
-
27
-
-
4444341110
-
Placement feedback: A concept and method for better min-cut placements
-
A. B. Kahng and S. Reda. Placement feedback: a concept and method for better min-cut placements. In Proc. of DAC, pages 357-362, 2004.
-
(2004)
Proc. of DAC
, pp. 357-362
-
-
Kahng, A.B.1
Reda, S.2
-
28
-
-
0032681035
-
Multilevel k-way hypergraph partitioning
-
G. Karypis and V. Kumar. Multilevel k-way hypergraph partitioning. In Proc. of DAC, pages 343-348, 1999.
-
(1999)
Proc. of DAC
, pp. 343-348
-
-
Karypis, G.1
Kumar, V.2
-
29
-
-
0041633620
-
Multilevel floorplanning/placement for large-scale modules using B*-trees
-
H.-C. Lee, Y.-W. Chang, J.-M. Hsu, and H. H. Yang. Multilevel floorplanning/placement for large-scale modules using B*-trees. In Proc. of DAC, pages 812-817, 2003.
-
(2003)
Proc. of DAC
, pp. 812-817
-
-
Lee, H.-C.1
Chang, Y.-W.2
Hsu, J.-M.3
Yang, H.H.4
-
30
-
-
0034855935
-
TCG: A transitive closure graph-based representation for non-slicing floorplans
-
J.-M. Lin and Y.-W. Chang. TCG: A transitive closure graph-based representation for non-slicing floorplans. In Proc. of DAC, pages 764-769, 2001.
-
(2001)
Proc. of DAC
, pp. 764-769
-
-
Lin, J.-M.1
Chang, Y.-W.2
-
31
-
-
0036051250
-
TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans
-
J.-M. Lin and Y.-W. Chang. TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans. In Proc. of DAC, pages 842-847, 2002.
-
(2002)
Proc. of DAC
, pp. 842-847
-
-
Lin, J.-M.1
Chang, Y.-W.2
-
32
-
-
0141750617
-
Corner sequence - A P-admissible floorplan representation with a worst case linear-time packing scheme
-
August
-
J.-M. Lin, Y.-W. Chang, and S.-P. Lin. Corner sequence - A P-admissible floorplan representation with a worst case linear-time packing scheme. IEEE Trans. on VLSI Systems, 11(4):679-686, August 2003.
-
(2003)
IEEE Trans. on VLSI Systems
, vol.11
, Issue.4
, pp. 679-686
-
-
Lin, J.-M.1
Chang, Y.-W.2
Lin, S.-P.3
-
33
-
-
0036907026
-
A novel framework for multilevel routing considering routability and performance
-
S.-P. Lin and Y.-W. Chang. A novel framework for multilevel routing considering routability and performance. In Proc. of ICCAD, pages 44-50, 2002.
-
(2002)
Proc. of ICCAD
, pp. 44-50
-
-
Lin, S.-P.1
Chang, Y.-W.2
-
34
-
-
0029488327
-
Rectangle- Packing based module placement
-
H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajatani. Rectangle- packing based module placement. In Proc. of ICCAD, pages 472-479, 1995.
-
(1995)
Proc. of ICCAD
, pp. 472-479
-
-
Murata, H.1
Fujiyoshi, K.2
Nakatake, S.3
Kajatani, Y.4
-
35
-
-
0030408582
-
Module placement on bsg-structure and ic layout applications
-
S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajatani. Module placement on bsg-structure and ic layout applications. In Proc. of ICCAD, pages 484-491, 1996.
-
(1996)
Proc. of ICCAD
, pp. 484-491
-
-
Nakatake, S.1
Fujiyoshi, K.2
Murata, H.3
Kajatani, Y.4
-
38
-
-
0037387688
-
Twin binary sequences: A nonredundant representation for general nonslicing floorplan
-
April
-
E. F. Y. Young, C. C. N. Chu, and Z. C. Shen. Twin binary sequences: A nonredundant representation for general nonslicing floorplan. IEEE Trans. on VLSI Systems, 22(4):457-469, April 2003.
-
(2003)
IEEE Trans. on VLSI Systems
, vol.22
, Issue.4
, pp. 457-469
-
-
Young, E.F.Y.1
Chu, C.C.N.2
Shen, Z.C.3
|