Multilevel floorplanning/placement for large-scale modules using B*-trees

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 812-817

  Lee, Hsun Cheng ^a   Chang, Yao Wen ^b   Hsu, Jer Ming ^c   Yang, Hannah H ^d  

^a SYNOPSYS INC   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c NATIONAL CENTER FOR HIGH PERFORMANCE COMPUTING   (Taiwan)

^d INTEL CORPORATION   (United States)

Author keywords

Floorplanning; Lagrangian Relaxation; Multilevel Framework

Indexed keywords

DATA STRUCTURES; ITERATIVE METHODS; LAGRANGE MULTIPLIERS; LARGE SCALE SYSTEMS; SIMULATED ANNEALING;

MULTILEVEL FLOORPLANNING;

TREES (MATHEMATICS);

EID: 0041633620     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/776033.776037     Document Type: Conference Paper

References (23)

1. C. J. Alpert, J. H. Hu, S. S. Sapatnekar, and P. G. Villarrubia, "A practical methodology for early buffer and wire resource allocation," Proc. of DAC, pp. 189-194, 2001.
2. C. J. Alpert, J.-H. Huang, and A. B. Kahng, "Multilevel circuit partitioning," IEEE Trans. CAD, vol. 17, no. 8, pp. 655-667, August 1998.
3. M. S. Bazaraa, H. D. Sherali, C. M. Shetty, Nonlinear Programming Theory and Algorithms, 1993.
4. T. F. Chan, J. Cong, T. Kong, J. R. Shinnerl, "Multilevel optimization for large-scale circuit placement," Proc. of ICCAD, pp. 171-176, 2000.
5. Y.-C. Chang, Y.-W. Chang, G.-M. Wu and S.-W. Wu, "B*-trees: A new representation for non-slicing floorplans," Proc. of DAC, pp. 458-463, 2000.
6. J. Cong, J. Fang, and Y. Zhang, "Multilevel approach to full-chip gridless routing," Proc. of ICCAD, pp. 396-403, 2001.
7. J. Cong, T. Kong and D. Z. Pan, "Buffer Block Planning for Interconnect-Driven Floorplanning," Proc. of ICCAD, pp. 358-363, 1999.
8. J. Cong, M. Xie, and Y. Zhang, "An enhanced multilevel routing system," Proc. Of ICCAD, pp. 51-58, 2002.
9. P.-N. Guo, C.-K. Cheng, and T. Yoshimura, "An O-tree representation of non-slicing floorplan and its applications," Proc. of DAC, pp. 268-273, 1999.
10. B. Hendrickson and R. Leland, "A multilevel algorithm for partitioning graph," Proc. of Supercomputing, 1995.
11. H.-R. Jiang, Y-W, Chang, J.-Y. Jou, and K.-Y. Chao, "Simultaneous floorplanning and buffer block planning," Proc. of ASP-DAC, pp. 431-434, 2003.
12. G. Karypis and V. Kumar, "Multilevel k-way hypergraph partitioning," Proc. of DAC, pp. 343-348, 1999.
13. S.-M. Li, Y.-H. Cherng, and Y.-W. Chang, "Noise-aware buffer planning for interconnect-driven floorplanning," Proc. of ASP-DAC, pp. 423-426, 2003.
14. J.-M. Lin and Y.-W. Chang, "TCG: A transitive closuer graph based representation for non-slicing floorplans," Proc. of DAC, pp. 764-769, 2001.
15. J.-M. Lin and Y.-W. Chang, "TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans," Proc. of DAC, pp. 842-847, 2002.
16. J.-M. Lin, Y.-W. Chang, and S.-P. Lin, "Corner sequence: A P-admissible floorplan representation with a worst-case linear-time packing scheme," IEEE Trans. VLSI Systems, 2003.
17. S.-P. Lin and Y.-W. Chang, "A novel framework for multilevel routing considering routability and performance," Proc. of ICCAD, pp. 44-50, 2002.
18. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-packing based module placement," Proc. of ICCAD, pp. 472-479, 1995.
19. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module placement on BSG-structure and IC layout applications," Proc. of ICCAD, pp. 484-491, 1996.
20. R. H. J. M. Otten, "Automatic floorplan design," Proc. of DAC, pp. 261-267, 1982.
21. P. Sarkar, V. Sundararaman and C.K. Koh, "Routability-driven repeater block planning for interconnect-centric floorplanning," Proc. of ISPD, 2000.
22. D. F. Wong and C. L. Liu, "A new algorithm for floorplan design," Proc. of DAC, pp. 101-107, 1986.
23. F.Y. Young, C. C.N. Chu, W.S. Luk, and Y.C. Wong, "Floorplan area minimization using Lagrangian relaxation," Proc. of ISPD., pp. 174-179, 2000.