Placement feedback: A concept and method for better min-cut placements

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 357-362

  Kahng, Andrew B ^a   Reda, Sherief ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Feedback; Min cut placement; Terminal propagation

Indexed keywords

BLOCK ORDERING TECHNIQUES; MIN-CUT PLACEMENT; TERMINAL PROPAGATION;

ALGORITHMS; BENCHMARKING; COMPUTER TERMINALS; CONTROL SYSTEMS; ITERATIVE METHODS; PROBLEM SOLVING; THRESHOLD LOGIC;

FEEDBACK CONTROL;

EID: 4444341110     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. S. Adya, I. L. Markov and P. Villarrubia, "On Whitespace and Stability in Mixed-Size Placement," in Proc. IEEE International Conference on Computer Aided Design, 2003, pp. 311-317.
2. A. Agnihotri, M. Yildiz, A. Khatkhate, A. Mathur, S. Ono and P. Madden, "Fractional Cut: Improved Recursive Bisection Placement," in Proc. IEEE International Conference on Computer Aided Design, 2003, pp. 307-310.
3. C. J. Alpert, J. H. Huang and A. B. Kahng, "Multilevel Circuit Partitioning," in Proc. ACM/IEEE Design Automation Conference, 1997, pp. 530-533.
4. A. Caldwell, A. Kahng and I. Markov, "End-Case Placers for Standard-Cell Layout," in Proc. ACM/IEEE International Symposium on Physical Design, 1999, pp. 90-96.
5. A. E. Caldwell, A. B. Kahng and I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?" in Proc. ACM/IEEE Design Automation Conference, 2000, pp. 477-482.
6. A. E. Caldwell, A. B. Kahng and I. L. Markov, "Optimal Partitioners and End-case Placers for Standard-cell Layout," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19(11), 2000, pp. 1304-1313.
7. C. Chang, J. Cong and M. Xie, "Optimality and Scalability Study of Existing Placement Algorithms," in Proc. IEEE Asia and South Pacific Design Automation Conference, 2003, pp. 621-627.
8. R. Dorf and R. Bishop, Modern Control Systems, 9th ed., Prentice Hall, 2000.
9. A. E. Dunlop and B. W. Kernighan, "A Procedure for Placement of Standard-Cell VLSI Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 4(1), 1986, pp. 92-98.
10. http://vlsicad.ucad.edu/GSRC/bookshelf/Slots/Capo, GSRC Bookshelf.
11. D. J.-H. Huang and A. B. Kahng, "Partitioning-Based Standard-Cell Global Placement With an Exact Objective," in Proc. ACM/IEEE International Symposium on Physical Design, 1997, pp. 18-25.
12. I. L. Markov, Private communication, November 2003.
13. P. R. Suaris and G. Kedem, "A Quadrisection-Based Combined Place and Route Scheme for Standard Cells," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 8(3), 1989, pp. 234-244.
14. M. Wang, X. Yang and M. Sarrafzadeh, "DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits," in IEEE Proc. International Conference on Computer Aided Design, 2001, pp. 260-263.
15. X. Yang, B. Choi and M. Sarrafzadeh, "Routability Driven White Space Allocation for Fixed-Die Standard-Cell Placement," in Proc. ACM/IEEE International Symposium on Physical Design, 2002, pp. 42-47.
16. M. Yildiz and P. Madden, "Improved Cut Sequences for Partitioning Based Placement," in Proc. ACM/IEEE Design Automation Conference, 2001, pp. 776-779.
17. M. Yildiz and P. Madden, "Global Objectives for Standard-Cell Placement," in Proc. IEEE Great Lakes Symposium on VLSI, 2001, pp. 68-72.
18. K. Zhong and S. Dutt, "Effective Partition-Driven Placement With Simultaneous Level Processing and Global Net Views," in Proc. IEEE International Conference on Computer Aided Design, 2000, pp. 171-176.