Are floorplan representations important in digital design?

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 129-136

  Chant, Hayward H ^a   Adya, Saurabh N ^b   Markov, Igor L ^a  

^a University of Michigan   (United States)

^b Synplicity Inc   (United States)

Author keywords

B* tree; Circuit layout; Floorplanning; Sequence pair

Indexed keywords

-TREE; B; FLOORPLANNING; SEQUENCE PAIR;

ALGORITHMS; COMPUTATIONAL GEOMETRY; OPTIMIZATION; RESEARCH AND DEVELOPMENT MANAGEMENT; TREES (MATHEMATICS);

INTEGRATED CIRCUIT LAYOUT;

EID: 29144505066     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. S.N. Adya and I.L. Markov, "Fixed-outline Floorplanning: Enabling Hierarchical Design,"IEEE Trans. on VLSI 11(6), pp.1120-35, 2003. http://vislead.eecs.umich.edu/BK/parquet/
2. S.N. Adya, S.Chaturvedi, J.A. Roy, D.A. Papa and I. L. Markov, "Unification of Partitioning, Floorplanning and Placement," ICCAD 2004, pp. 550-557.
3. A. E. Caldwell, A. B. Kahng, I. L. Markov, "Optimal Partitioners and End-case Placers for Standard-cell Layout," IEEE Trans. on CAD 19(11), pp. 1304-1314, 2000.
4. H. H. Chan, I. L. Markov, "Practical Slicing and Non-slicing Block-Packing without Simulated Annealing," ACM/IEEE Great Lakes Symp. on VLSI 2004, pp. 282-287.
5. Y.-C. Chang, Y.-W. Chang, G.-M. Wu and S.-W. Wu, "B*-trees: A New Representation for Non-Slicing Floorplans," DAC 2000, pp. 458-463.
6. K. Fujiyoshi and H. Murata, "Arbitrary Convex and Concave Rectilinear Block Packing Using Sequence Pair," ISPD 1999, pp. 103-110.
7. P.-N. Guo, C.-K. Cheng and T. Yoshimura, "An O-tree Representation of Non-Slicing Floorplan," DAC '99, pp. 268-273.
8. X. Hong et al., "Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan," ICCAD 2000, pp. 8-13.
9. A. B. Kahng, "Classical floorplanning harmful?" ISPD 2000, pp. 207-213.
10. R. E. Korf, "Optimal Rectangle Packing: New Results," ICAPS 2004, pp. 142-149.
11. M. Lai and D. Wong, "Slicing Tree Is a Complete Floorplan Representation," DATE 2001, pp. 228-232.
12. H.-C. Lee, Y.-W. Chang, J.-M. Hsu, and H. H. Yang, "Multilevel Floorplanning/Placement for Large-Scale Modules using B*-trees," DAC 2003, pp. 812-817.
13. J.-M. Lin and Y.-W Chang, "TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans," DAC 2001, pp. 764-769.
14. J.-M. Lin and Y.-W. Chang, "TCG-S: Orthogonal Coupling of P*-admissible Representations for General Floorplans," DAC 2002, pp. 842-847.
15. P. H. Madden, "Reporting of Standard Cell Placement Results," IEEE Trans. on CAD 21(2), Feb. 2002, pp. 240-247.
16. H. Murata, K. Fujiyoshi, S. Nakatake and Y. Kajitani, "VLSI Module Placement Based on Rectangle-Packing by the Sequence Pair," IEEE Trans. on CAD 15(12), pp. 1518-1524, 1996.
17. H. Murata and E. S. Kuh, "Sequence-Pair Based Placement Methods for Hard/Soft/Pre-placed Modules", ISPD 1998, pp. 167-172.
18. Y. Pang, C.-K. Cheng and T. Yoshimura, "An Enhanced Perturbing Algorithm for Floorplan Design Using the O-tree Representation," ISPD 2000, pp. 168-173.
19. S. Prestwich, "Supersymmetric Modelling for Local Search," SymCon '02, September 2002. http://user.it.uu.se/~pierref/astra/SymCon02/
20. Z. C. Shen and C.C.N. Chu, "Bounds on the Number of Slicing, Mosaic, and General Floorplans," IEEE Trans. on CAD 22(10), pp. 1354-1361.
21. X. Tang, R. Tian and and D. F. Wong, "Fast Evaluation of Sequence Pair in Block Placement by Longest Commun Subsequence Computation," DATE 2000, pp. 106-111.
22. X. Tang and D. F. Wong, "FAST-SP: A Fast Algorithm for Block Placement Based on Sequence Pair," ASPDAC 2001, pp. 521-526.
23. D. F. Wong and C. L. Liu, "A New Algorithm For Floorplan Design," DAC 1986, pp. 101-107.
24. G.-M. Wu and Y.-C. Chang and Y.-W. Chang, "Rectilinear block placement using B*-trees," ACM Trans. on Design Autom. of Electronic Systems 8(2), pp. 188-202, 2003.
25. B. Yao et al., "Floorplan Representations: Complexity and Connections," ACM Trans, on Design Autom, of Electronic Systems 8(1), pp. 55-80, 2003.
26. E.F.Y. Young, C.C.N. Chu and Z.C. Shen, "Twin Binary Sequences: A Nonredundant Representation for General Nonslicing Floorplan," IEEE Trans. on CAD 22(4), pp. 457-469, 2003.
27. S. Zhou, S. Dong, C.-K. Cheng and J. Gu, "ECBL: An Extended Corner Block List with Solution Space including Optimum Placement," ISPD 2001, pp. 150-155.
28. H. Zhou and J. Wang, "ACG-Adjacent Constraint Graph for General Floorplans," ICCD 2004.
29. C. Zhuang, Y. Kajitani, K. Sakanushi and L. Jin, "An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees," DATE 2002, pp. 61-68.