Rapid VLIW processor customization for signal processing applications using combinational hardware functions

Eurasip Journal on Applied Signal Processing

Volumn 2006, Issue , 2006, Pages 1-23

  Hoare, Raymond R ^a,b,c   Jones, Alex K ^a,b,d   Kusic, Dara ^a,b,c   Fazekas, Joshua ^a,b   Foster, John ^a   Tung, Shenchih ^a,c   McCloud, Michael ^a,e  

^a University of Pittsburgh   (United States)

^b UNIVERSITY OF PITTSBURGH   (United States)

^c IEEE

^d NORTHWESTERN UNIVERSITY   (United States)

^e TensorComm Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN AUTOMATION; HARDWARE FUNCTIONS; MULTIPLIERS; SOFTWARE KERNELS;

AUTOMATION; COMBINATORIAL CIRCUITS; COMPUTER HARDWARE; LOGIC DESIGN; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SIGNAL PROCESSING;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 33645690156     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/ASP/2006/46472     Document Type: Article

References (61)

1. Altera Corporation Stratix II Device Handbook, Volume 1. available on-line: http://www.altera.com
2. Xilinx Incorporated Virtex-4 Product Backgrounder. available on-line: http://www.xilinx.com
3. Lattice Semiconductor Corporation LatticeECP and EC Familiy Data Sheet. available on-line: http://www.latticesemi.com
4. Apple Computer Inc. Optimizing with SHARK, Big Payoff, Small Effort.
5. D. C. Suresh W. A. Najjar F. Vahid J. R. Villarreal G. Stitt Profiling tools for hardware/software partitioning of embedded applications. Proceedings of ACM SiGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES '03) San Diego, Calif, USA 2003 189 198
6. G. De Micheli D. Ku F. Mailhot T. Truong The Olympus synthesis system. IEEE Design and Test of Computers 7 1990 5 37 53
7. L. Lavagno E. Sentovich ECL: a specification environment for system-level design. Proceedings of 36th Design Automation Conference (DAC '99) New Orleans, La, USA 1999 511 516
8. S. Gupta N. Dutt R. Gupta A. Nicolau SPARK: a high-level synthesis framework for applying parallelizing compiler transformations. Proceedings of 16th IEEE International Conference on VLSI Design (VLSI Design '03) New Delhi, India 2003 461 466
9. S. Gupta N. Savoiu N. Dutt R. Gupta A. Nicolau Using global code motions to improve the quality of results for high-level synthesis. IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems 23 2004 2 302 312
10. A. K. Jones D. Bagchi S. Pal P. Banerjee A. Choudhary R. Graybill R. Melhem Pact HDL: compiler targeting ASIC's and FPGA's with power and performance optimizations. Power Aware Computing 9 Kluwer Academic Boston, Mass, USA 2002 169 190
11. X. Tang T. Jiang A. K. Jones P. Banerjee Behavioral synthesis of data-dominated circuits for minimal energy implementation. Proceedings of 18th IEEE International Conference on VLSI Design (VLSI Design '05) Kolkata, India 2005 267 273
12. E. Jung Behavioral synthesis using systemC compiler. Proceedings of 13th Annual Synopsys Users Group Meeting (SNUG '03) 2003 San Jose, Calif, USA
13. D. Black S. Smith Pushing the limites with behavioral compiler. Proceedings of 9th Annual Synopsys Users Group Meeting (SNUG '99) 1999 San Jose, Calif, USA
14. K. Bartleson A New Standard for System-Level Design. Synopsys White Paper, 1999
15. R. Goering Behavioral Synthesis Crossroads. EE Times Article, 2004
16. D. J. Pursley B. L. Cline A practical approach to hardware and software SoC tradeoffs using high-level synthesis for architectural exploration. Proceedings of of the GSPx Conference Dallas, Tex, USA 2003
17. S. Chappell C. Sullivan Handel-C for Co-Processing and Co-Design of Field Programmable System on Chip. Celoxica White Paper, 2002
18. P. Banerjee M. Haldar A. Nayak Overview of a compiler for synthesizing MATLAB programs onto FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 2004 3 312 324
19. P. Banerjee N. Shenoy A. Choudhary A MATLAB compiler for distributed, heterogeneous, reconfigurable computing systems. Proceedings of 8th Annual IEEE International Symposium on FPGAs for Custom Computing Machines (FCCM '00) Napa Valley, Calif, USA 2000 39 48
20. S. McCloud Catapult C Synthesis-Based Design Flow: Speeding Implementation and Increasing Flexibility. Mentor Graphics White Paper, 2004
21. V. Chaiyakul D. D. Gajski Assignment decision diagram for high-level synthesis. Tech. Rep. University of California Irvine, Calif, USA 92-103 December 1992
22. V. Chaiyakul D. D. Gajski L. Ramachandran High-level transformations for minimizing syntactic variances. Proceedings of 30th Design Automation Conference (DAC '93) Dallas, Tex, USA 1993 413 418
23. I. Ghosh M. Fujita Automatic test pattern generation for functional RTL circuits using assignment decision diagrams. Proceedings of 37th Design Automation Conference (DAC '00) Los Angeles, Calif, USA 2000 43 48
24. L. Zhang I. Ghosh M. Hsiao Efficient sequential ATPG for functional RTL circuits. Proceedings of IEEE International Test Conference (ITC '03) 1 Charlotte, NC, USA 2003 290 298
25. V. A. Chouliaras J. Nunez Scalar coprocessors for accelerating the G723.1 and G729A speech coders. IEEE Transactions on Consumer Electronics 49 2003 3 703 710
26. E. Atzori S. M. Carta L. Raffo 44.6\% processing cycles reduction in GSM voice coding by low-power reconfigurable co-processor architecture. IEE Electronics Letters 38 2002 24 1524 1526
27. J. Hilgenstock K. Herrmann J. Otterstedt D. Niggemeyer P. Pirsch A video signal processor for MIMD multiprocessing. Proceedings of 35th Design Automation Conference (DAC '98) San Francisco, Calif, USA 1998 50 55
28. R. Garg C. Y. Chung D. Kim Y. Kim Boundary macroblock padding in MPEG-4 video decoding using a graphics coprocessor. IEEE Transactions on Circuits and Systems for Video Technology 12 2002 8 719 723
29. C. N. Hinds An enhanced floating point coprocessor for embedded signal processing and graphics applications. Proceedings of Conference Record 33rd Asilomar Conference on Signals, Systems, and Computers 1 Pacific Grove, Calif, USA 1999 147 151
30. J. C. Alves J. S. Matos RVC-a reconfigurable coprocessor for vector processing applications. Proceedings of 6th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98) Napa Valley, Calif, USA 1998 258 259
31. T. Bridges S. W. Kitchel R. M. Wehrmeister A CPU utilization limit for massively parallel MIMD computers. Proceedings of 4th Symposium on the Frontiers of Massively Parallel Computation McLean, Va, USA 1992 83 92
32. H. Schmit D. Whelihan A. Tsai M. Moe B. Levine R. R. Taylor PipeRench: A virtualized programmable datapath in 0.18 micron technology. Proceedings of IEEE Custom Integrated Circuits Conference (CICC '02) Orlando, Fla, USA 2002 63 66
33. S. C. Goldstein H. Schmit M. Budiu S. Cadambi M. Moe R. R. Taylor PipeRench: a reconfigurable architecture and compiler. Computer 33 2000 4 70 77
34. S. C. Goldstein H. Schmit M. Moe PipeRench: a coprocessor for streaming multimedia acceleration. Proceedings of 26th IEEE International Symposium on Computer Architecture (ISCA '99) Atlanta, Ga, USA 1999 28 39
35. S. Cadambi J. Weener S. C. Goldstein H. Schmit D. E. Thomas Managing pipeline-reconfigurable FPGAs. Proceedings of 6th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '98) Monterey, Calif, USA 1998 55 64
36. H. Schmit Incremental reconfiguration for pipelined applications. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97) Napa Valley, Calif, USA 1997 47 55
37. B. A. Levine H. Schmit Efficient application representation for HASTE: hybrid architectures with a single, transformable executable. Proceedings of 11th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '03) Napa Valley, Calif, USA 2003 101 110
38. C. Ebeling D. C. Cronquist P. Franklin RaPiD - reconfigurable pipelined datapath. Proceedings of 6th International Workshop on Field-Programmable Logic and Applications (FPL '96) Darmstadt, Germany 1996 126 135
39. C. Ebeling D. C. Cronquist P. Franklin C. Fisher RaPiD - a configurable computing architecture for compute-intensive applications. Tech. Rep. University of Washington, Department of Computer Science & Engineering Seattle, Wash, USA TR-96-11-03 1996
40. C. Ebeling D. C. Cronquist P. Franklin J. Secosky S. G. Berg Mapping applications to the RaPiD configurable architecture. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97) Napa Valley, Calif, USA 1997 106 115
41. D. C. Cronquist P. Franklin S. G. Berg C. Ebeling Specifying and compiling applications for RaPiD. Proceedings of 6th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98) Napa Valley, Calif, USA 1998 116 125
42. D. C. Cronquist C. Fisher M. Figueroa P. Franklin C. Ebeling Architecture design of reconfigurable pipelined datapaths. Proceedings of 20th Anniversary Conference on Advanced Research in VLSI Atlanta, Ga, USA 1999 23 40
43. E. Mirsky A. DeHon MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources. Proceedings of 4th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96) Napa Valley, Calif, USA 1996 157 166
44. U. J. Kapasi W. J. Dally S. Rixner J. D. Owens B. Khailany The imagine stream processor. Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors Freiberg, Germany 2002 282 288
45. B. Khailany W. J. Dally U. J. Kapasi Imagine: media processing with streams. IEEE Micro 21 2001 2 35 46
46. J. D. Owens S. Rixner U. J. Kapasi Media processing applications on the Imagine stream processor. Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors Freiberg, Germany 2002 295 302
47. J. R. Hauser J. Wawrzynek Garp: a MIPS processor with a reconfigurable coprocessor. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97) Napa Valley, Calif, USA 1997 12 21
48. T. J. Callahan J. R. Hauser J. Wawrzynek The Garp architecture and C compiler. Computer 33 2000 4 62 69
49. T. Callahan Kernel formation in Garpcc. Proceedings of 11th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '03) Napa Valley, Calif, USA 2003 308 309
50. S. Hauck T. W. Fry M. M. Hosler J. P. Kao The Chimaera reconfigurable functional unit. Proceedings of 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97) Napa Valley, Calif, USA 1997 87 96
51. S. Hauck M. M. Hosler T. W. Fry High-performance carry chains for FPGAs. Proceedings of ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '98) Monterey, Calif, USA 1998 223 233
52. R. Hoare S. Tung K. Werger A 64-way SIMD processing architecture on an FPGA. Proceedings of 15th IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS '03) 1 Marina del Rey, Calif, USA 2003 345 350
53. S. Dutta A. Wolfe W. Wolf K. J. O'Connor Design issues for very-long-instruction-word VLSI video signal processors. Proceedings of IEEE Workshop on VLSI Signal Processing, IX San Francisco, Calif, USA 1996 95 104
54. A. Capitanio N. Dutt A. Nicolau Partitioned register files For VLIWs: a preliminary analysis of tradeoffs. Proceedings of 25th Annual International Symposium on Microarchitecture (MICRO '92) Portland, Ore, USA 1992 292 300
55. Trimaran, An Infrastructure for Research in Instruction-Level Parallelism. 1998, http://www.trimaran.org
56. A. K. Jones R. Hoare I. S. Kourtev A 64-way VLIW/SIMD FPGA architecture and design flow. Proceedings of 11th IEEE International Conference on Electronics, Circuits and Systems (ICECS '04) Tel Aviv, Israel 2004 499 502
57. C. Lee M. Potkonjak W. H. Mangione-Smith MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. Proceedings of 30th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '97) Research Triangle Park, NC, USA 1997 330 335
58. J. Degener C. Bormann GSM 06.10 lossy speech compression library. available on-line: http://kbs.cs.tu-berlin.de/∼jutta/toast.html
59. G. Golub C. F. V. Loan Matrix Computational. Johns Hopkins University Press Baltimore, Md, USA 1991
60. B. Hassibi H. Vikalo On sphere decoding algorithm. I. Expected complexity. submitted to IEEE Transactions on Signal Processing, 2003
61. B. Hassibi H. Vikalo On sphere decoding algorithm. II. Examples. submitted to IEEE Transactions on Signal Processing, 2003