Behavioral synthesis of data-dominated circuits for minimal energy implementation

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2005, Pages 267-273

  Tang, Xiaoyong ^a   Jiang, Tianyi ^a   Jones, Alex ^b   Banerjee, Prith ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

^b UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA PATH; DATA-DOMINATED CIRCUITS; MODULE SELECTION; POWER ESTIMATION;

ALGORITHMS; DATA REDUCTION; MATHEMATICAL MODELS; OPTIMIZATION; SCHEDULING;

NETWORKS (CIRCUITS);

EID: 20344383156     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVD.2005.62     Document Type: Conference Paper

References (19)

1. J.M. Chang and M. Pedram, "Module Assignment for Low Power," EDAC, Sep 1996, pages 376-381.
2. J.E. Crenshaw and M. Sarrafzadeh, "Accurate High Level Datapath Power Estimation," EDTC- 97, pp 590-595.
3. Dash Company, XPRESS-MP 2003, www.dashoptimization.com
4. C.H. Gebotys, M. I. Elmasry, "Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis," DAC, 1991.
5. F. Gruian and K. Kuchcinski, "Operation Binding and Scheduling for Low Power Using Constraint Logic Programming," 24th EuroMicro Conf., Aug. 1998, Sweden
6. S. Gupta and F. N. Najm, "Power Macromodeling for High Level Power Estimation," 34th Design Automation Conference, pp. 365-370, Anaheim, CA, June 9-13, 1997.
7. A. Jones, D. Bagchi, S. Pal, X. Tang, A. Choudhary, P. Banerjee, PACT HDL: A C Compiler with Power and Performance Optimizations, International Conference on compilers, Architecture, and Synthesis for Embedded Systems (CASES), Grenoble, France, October 2002.
8. A. Jones, X. Tang, P. Banerjee, "Compile-time Simulation for Low-Power Optimization using SystemC", Modeling and Simulation Conference , CA, 2004, pp. 78-83.
9. K.S. Khouri, G. Lakshminarayana, and N.K. Jha, "IMPACT: A High-Level Synthesis System for Low Power Control-Flow Intensive Circuits," Design Automation and Test in Europe , Feb. 1998, France.
10. N. S. Kim, T Austin, D. Blauuw, T. Mudge, K. Flautner, J. S. Hu, M. J. Irwin, M. Kandemir, V. Narayanan, "Leakage Current: Moore's Law Meets Static Power," IEEE Computer, vol. 36, no. 12, December 2003, pp. 68-75.
11. X. Liu, M. C. Papaefthymiou, "A Markov Chain Sequence Generator for Power Macromodeling," IEEE/ACM International Conference on Computer-Aided Design, pp. 404-411, 2002
12. X. Liu, M. C. Papaefthymiou, "A Static Power Estimation Methodology for IP-Based Design," DATE, pages 280-287, Mar. 2001.
13. C.G. Lyuh, T. Kim, C.L. Liu, "An Integrated Data Path Optimization for Low Power Based on Network Flow Method," ICCAD, pp. 553-559, Nov. 2001
14. A. Raghunathan and N.K.Jha, "Behavioral Synthesis for Low Power", Proceedings of ICCD, 1994.
15. A. Raghunathan and N.K. Jha, "An ILP formulation for low power based on minimizing switched capacitance during data path allocation," ISCS, 1995.
16. X. Tang, "High Level Synthesis Algorithms for Low Power ASIC Design," Ph.D. Thesis, Department of Electrical and Computer Engineering, Northwestern University, December 2004.
17. Z. X. Shen, C.C.Jong, "Exploring Module Selection Space for Architectural Synthesis of Low Power Designs," ISCS, 1997.
18. Synopsys Inc. "PrimePower Manual," www.synopsys.com
19. T.C. Wilson, G. W. Grewal, and D. K, Banerji, "An ILP Solution for Simultaneous Scheduling, Allocation, and Binding in Multiple Block Synthesis", ICCD, 1994.