A programming environment for the design of complex high speed ASICs

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 315-320

  Schaumont, Patrick ^a   Vernalde, Serge ^a   Rijnders, Luc ^a   Engels, Marc ^a   Bolsens, Ivo ^a  

^a IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; C++ (PROGRAMMING LANGUAGE); C (PROGRAMMING LANGUAGE); COMPUTER AIDED LOGIC DESIGN; CORDLESS TELEPHONES; INTEGRATED CIRCUIT LAYOUT; TRANSCEIVERS;

C++ PROGRAMMING; EFFICIENT SIMULATION; HIGH SPEED; PROGRAMMING ENVIRONMENT; SYNTHESIS STRATEGY;

INTEGRATED CIRCUIT DESIGN; APPLICATION SPECIFIC INTEGRATED CIRCUITS;

DIGITAL EUROPEAN CORDLESS TELEPHONE (DECT) TRANSCEIVER;

EID: 0031619503     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277135     Document Type: Conference Paper

References (13)

1. G. Dejong, B. Lin, C. Verdonck, S. Wuytack, and F. Catthoor. Background memory management for dynamic data structure intensive processing systems. In Proc ICCAD 95, pages 515 - 520, November 1995.
2. D. Gajski, N. Dutt, A. Wu, and S. Lin. High Level Synthesis. Kluwer Academic Publishers, 1992.
3. W. Geurts, F. Catthoor, S. Vernalde, and H. De Man. Accelerator Data-Path Synthesis for High- Throughput Signal Processing Applications. Kluwer Academic Publishers, 1996.
4. R. K. Gupta and S. Y. Liao. Using a programming language for digital system design. IEEE Design and Test of Computers, pages 72 - 80, April-June 1997.
5. S. Kim, K. Kum, and W. Sung. Fixed-point optimization utility for c and C++ based digital signal processing programs. In Workshop on VLSI Signal Processing '95, pages 197-206. Osaka, November 1995.
6. R. Lauwereins, M. Engels, M. Ade, and J.A. Perper- straete. Grape-2: A tool for the rapid prototyping of multi-rate asynchronous dsp applications on heterogeneous multiprocessors. IEEE Computer, 28(2) :35 - 43, February 1995.
7. E. A. Lee and D. G. Messerschmidt. Static scheduling of synchronous data flow programs for digital signal processing. Transactions on Computers, C-36(1):24 -35, January 1987.
8. P. Schaumont, S. Vernalde, M. Engels, and I. Bolsens. Synthesis of multi-rate and variable rate digital circuits for high throughput telecom applications. In Proc. EDTC 1997.
9. Synopsys Inc., 700 E. Middlefield Rd, Mountain View, CA 94043. BC User's Manual.
10. Synopsys Inc., 700 E. Middlefield Rd, Mountain View, CA 94043. DC User's Manual.
11. M. Willems, V. Bursgens, H. Keding, T. Grotker, and H. Meyr. System level fixed-point design based on an interpolative approach. In Proc. 34th Design Automation Conference. Anaheim, CA, 1997.
12. J-S Yim, Y-H Hwang, C-J Park, H Choi, W-S Yang, H-S Oh, I-C Park, and C-M Kyung. A c-based rtl design verification methodology for complex microprocessor. In Proc. 34th Design Automation Conference. Anaheim, CA, 1997.
13. V. Zivojnovic, S. Pees, and H. Meyr. Lisa - machine description language and generic machine model for hw/sw co-design. In W. Burleson, K. Konstantinides, and T. Meng, editors, VLSI Signal Processing IX, 1996.