Configuration compression for the Xilinx XC6200 FPGA

Proceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998

Volumn 1998-April, Issue , 1998, Pages 138-146

  Hauck, S ^a   Zhiyuan, Li ^a   Schwabe, E ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; RECONFIGURABLE ARCHITECTURES;

FPGA ARCHITECTURES; RECONFIGURABLE COMPUTING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84949274902     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.1998.707891     Document Type: Conference Paper

References (9)

1. R. K. Brayton, G. D. Hachtel, C. T. McMullen, A. L. Sangiovanni-Vincentelli "Logic Minimization Algorithms for VLSI Synthesis", Kluwer Academic Publishers, 1984.
2. J. F. Gimpel, "A Method of Producing a Boolean Function Having an Arbitrarily Prescribed Prime Implicant Table", IEEE Transactions on Electronic Computers, pp. 485- 488, June 1965.
3. S. Hauck, "The Roles of FPGAs in Reprogrammable Systems", submitted to Proceedings of the IEEE, 1997.
4. S. Hauck, "Configuration Prefetch for Single Context Reconfigurable Coprocessors", to appear in ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 1998.
5. J. Villasenor, B. Schoner, K.-N. Chia, C. Zapata, H. J. Kim, C. Jones, S. Lansing, B. Mangione-Smith, "Configurable Computing Solutions for Automatic Target Recognition", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 70-79, 1996.
6. J. Villasenor, Personal Communications 1997.
7. M. J. Wirthlin, B. L. Hutchings, "A Dynamic Instruction Set Computer", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 99-107, 1995.
8. M. J. Wirthlin, B. L. Hutchings, "Sequencing Run-Time Reconfigured Hardware with Software", ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 122-128, 1996.
9. Xilinx Inc. "XC6200 Field Programmable Gate Arrays Product Description", April 1997.