VLSI design and implementation fuels the signal-processing revolution: The design and implementation of signal-processing systems technical committee

IEEE Signal Processing Magazine

Volumn 15, Issue 1, 1998, Pages 22-37

  Rabaey, Jan M ^a   Gass, W ^b   Brodersen, R ^a   Nishitani, T ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUIT LAYOUT; LINEAR INTEGRATED CIRCUITS; MARKETING; SEMICONDUCTING SILICON; SYSTEMS ANALYSIS; SYSTOLIC ARRAYS; VLSI CIRCUITS;

ANALOG CIRCUITS; PROGRAMMABLE PROCESSORS; SIGNAL PROCESSING SYSTEMS TECHNICAL COMMITTEE; SILICON COMPILER;

SIGNAL PROCESSING;

EID: 0031648803     PISSN: 10535888     EISSN: None     Source Type: Journal    
DOI: 10.1109/79.647040     Document Type: Article

References (68)

1. T. Engibous, "Focus on Digital Signal Processing Solutions," Bernstein Strategic Decisions Conference, HYPERLINK "http://www.ti.com/corp/docs/library/bern/bern.html"
2. R. Newton et al., "Silicon After 2010," Final Report 1997 ISAT Study Group.
3. Design and Implementation of Signal Processing Systems Home Page, \HY-PERLINK http://infopad.eecs.berkeley.edu/̃jan/vsp.
4. H. Sasaki, "Multimedia Complex on-a-Chip," Proceedings 1996 ISSCC Conference, pp. 16-19, San Francisco, February 1996.
5. J. Borel, "Technologies for Multimedia Systems on a Chip," Proceedings 1997 ISSCC Conference, pp. 18-21, San Francisco, February 1997.
6. J. Rabaey, A. Abnous, M. Wan, Y. Ichikawa, K. Seno, "Heterogeneous Reconfigurable Systems," in Proceedings 1997 Workshop on Signal Processing Systems, pp.24-33, Leicester, November 1997.
7. W.F. Chow, "Transistor Superregenerative Detection," IRE-AIEE, University of Pennsylvania, Conference on Transistor Circuits, Philadelphia, PA, p. 3, February 1955.
8. W.F. Chow and Donald A. Paynter, "Series Tuned Methods in Transistor Radio Circuitry," IRE-AIEE-University of Pennsylvania 1957 Transistor and Solid State Circuits Conference, Philadelphia, PA, pp. 20-22, February 1957.
9. A. Proudfit, K.M. St. John, C.R. Wilhelmsen, and R.J. Farber, "A New Approach to Transistor Receiver Design," RE-AIEE-University of Pennsylvania 1957 Transistor and Solid State Circuits Conference, Philadelphia, PA, pp. 22-23, February 14-15, 1957.
10. S.W. Tehon, "Miniaturized Ceramic Filters, "ISSCC Digest of Technical Papers, pp. 34-35, February 1959.
11. L.E. Franks and F.J. Witt, "Solid State Sampled-Data Bandpass Filter," ISSCC Digest of Technical Papers, pp. 70-71, February 1960.
12. A.A. Gash, R.S. Pepper, and D.O. Pederson, "Design of Integrable Desensitized Frequency Selective Amplifiers," ISSCC Digest of Technical Papers, pp. 34-35, February 1966
13. G.P. Edwards, P.J. Jennings, and T. Preston "A MOS LSI Double Second Order Digital Filter," ISSCC Digest of Technical Papers, pp. 20-21, February 1975.
14. L. Boonstra, F.L.J. Sangster, "Progress on Bucket-Brigade Charge Transfer Devices," ISSCC Digest of Technical Papers, pp. 140-141, February 1972.
15. I.A. Young, D.A. Hodges, P.R. Gray, "Analog NMOS Sampled-Data Recursive Filter," ISSCC Digest of Technical Papers, pp. 156-157, February 1977.
16. C.H. Sequin, M.F. Tompsett, D.A. Sealer, P.I. Suciu, P.M. Ryan, "Sensing Technique for Self-Contained Charge-Coupled Split-Electrode Filters," ISSCC Digest of Technical Papers, pp. 150-151, February 1977.
17. T.G. Foxall, A.A. Ibramm, G. Hupe, L.P. Seliars, "Minimum Phase CCD Transversal Filters," ISSCC Digest of Technical Papers, pp. 152-153, February 1977.
18. W.E. Engeler, J.J. Tiemann, R.D. Baertsch, H.S. Goldberg, "A Charge-Transfer Recursive Filter," ISSCC Digest of Technical Papers, pp. 154-155, February 1977.
19. D.J. Allstot, R.W. Brodersen, P.R. Gray, "Fully Integrated High Order NMOS Sampled-Data Ladder Filters," ISSCC Digest of Technical Papers, pp. 82-83, February 1978.
20. J.T. Caves, C.H. Chan, S.D. Rosenbaum, L. Sellars, J. Terry, "A PCM Voice CODEC with On-Chip Filters," ISSCC Digest of Technical Papers, pp. 182-183, February 1978.
21. P.R. Gray, D. Senderowicz, H. O'Hara, B.M. Warren, "A Single-Chip NMOS Dual-Channel Filter for PCM Telephony Applications," ISSCC Digest of Technical Papers, pp. 26-27, February 1979.
22. R. Gregoriran, Y.A. Hague, R. Mao, R. Blasco, W.E. Nicholson, Jr., "CMOS Switched-Capacitor Filter for a Two-Chip PCM CODEC," ISSCC Digest of Technical Papers, pp. 28-29, February 1979.
23. B.J. White, G.M. Jacobs, G.F. Landsburg, "A Monolithic Dual-Tone Multifrequency Receiver," ISSCC Digest of Technical Papers, pp. 36-37, February 1979.
24. E.J. Swanson, R.J. Starke, G.F. Cross, K.H. Olson, C.J. Waldron, "A Fully-Adaptive Transversal Canceler and Equalizer Chip," ISSCC Digest of Technical Papers, pp. 20-21, February 1983.
25. T. Suzuki, et. al. "A CMOS Switched Capacitor Variable Line Equalizer," ISSCC Digest of Technical Papers, pp. 74-75, February 1983.
26. K. Hanson, et. al., "1200 b/s QPSK Duplex MODEM," ISSCC Digest of Technical Papers, pp. 194-195, February 1984.
27. M.E. Hoff., Jr., M. Townsend, "An Analog Input/Output Microprocessor for Signal Processing," ISSCC Digest of Technical Papers, pp. 220-221, February 1979.
28. J.A. Cooper, J.A. Copeland, R.H. Krampeck, D.C. Stanzione, L.C. Thomas, "A CMOS Microprocessor for Telecommunications Applications," ISSCC Digest of Technical Papers, pp. 138-139, February. 1977.
29. Y. Kawakami, T. Nishitani, E. Sugimoto, E. Yamauchi, M. Suzuki, "A Single Chip Digital Signal Processor for Voiceband Applications," ISSCC Digest of Technical Papers, pp. 40-41, February 1980.
30. J.R. Boddie, G.T. Daryanani, I.I. Eldumiati, R.N. Gadenz, J.S. Thompson, S.M. Walters, R.A. Pedersen, "A Digital Signal Processor for Telecommunications Applications," ISSCC Digest of Technical Papers, pp. 44-45, February 1980.
31. S. Magar, A. Leigh, E.R. Caudel, "A Microcomputer with Digital Signal Processing Capability," ISSCC Digest of Technical Papers, pp. 32-33, February 1982.
32. T. Nakamura, M. Yoshida, T. Uno, Y. Ichikawa, M. Mizutani, K. Sawada, "A Digital Signal Processing LSI," ISSCC Digest of Technical Papers, pp. 30-31, February 1982.
33. R.N. Kershaw, L.E. Bays, R.L Freyman, J.J. Klinikowski, C.R. Miller, et al., "A Programmable Digital Signal Processor with 32b Floating Point Arithmetic," ISSCC Digest of Technical Papers, pp. 92-93, February 1985.
34. R.W. Brodersen, H.S. Fu, R.C. Frye, D.D. Buss, "A 500-Poinr Fourier Transform Using Charge-Coupled Devices, ISSCC Digest of Technical Papery, pp. 144-145, February 1975.
35. B.L. Troutman, G.W. McIver, W.E. Kingsley, B.H. Whalen, "A 2u CMOS/LSI 32-Point Fast Fourier Transform Processor," ISSCC Digest of Technical Papers, pp. 26-27, February 1982.
36. J.L. Van Meerbergen, F.J. van Wyk, "A 2u NMOS 256-Point Discrete Fourier Transform Processor," ISSCC Digest of Technical Papers, pp. 124-125, February 1983.
37. F. Tanaka, et al, "C2MOS Speech Synthesis Systems," ISSCC Digest of Technical Papers, pp. 266-267, February 1982.
38. T. Oura, T. Isozaki, S. Toufuku, H. Igarashi, "A Single-Chip Sound Synthesis Microcomputer,'''' ISSCC Digest of Technical Papers, pp. 268-269, February 1982.
39. L.T. Lin, H.F. Tseng, D.B. Cox, R. Runge, D. Conrad, "A Monolithic Audio Spectrum Analyzer for Speech Recognition Systems," ISSCC Digest of Technical Papers, pp. 172-173, February 1982.
40. N.H.E. Weste, D.J. Burr, B.D. Ackland, "A Systolic Processing Element for Speech Recognition, " ISSCC Digest of Technical Papers, pp, 274-275, February 1982.
41. M. Lowy, H. Murveit, D.M. Mintz, R.W. Brodersen, "An Architecture for a Speech Recognition System," ISSCC Digest of Technical Papers, pp. 118-119, February 1983.
42. T. Iwata, H. Ishizuka, M. Watari, T. Hoshi, Y. Kawakami, M. Mizuno, "A Speech Recognition Processor," ISSCC Digest of Technical Papers, pp. 120-121, February 1983.
43. T. Fukushima, Y. Kobayashi, K. Hirasawa, T. Bandoh, E. Ejiri, H. Kuwahara, "An Image Signal Processor," ISSCC Digest of Technical Papers, pp. 258-259, February 1983.
44. T. Mori, K. Aono, H,.Sakai, K. Hasegawa, H. Yamada, T. Takemoto, "A Micro-Programmable Real-Time Image Processor," ISSCC Digest of Technical Papers, pp. 144-145, February 1986.
45. P.A. Ruetz, R.W. Brodersen, "A Realtime Image Processing Chip Set," Digest of Technical Papers," ISSCC Digest of Technical Papers, pp. 148-149, February 1986.
46. M. Nagatani, H. Yoshimura, T. Tsuchiya, Y. Suzuki, "Digital Signal Processors for Encoding/Decoding Color TV Signals," ISSCC Digest of Technical Papers, pp. 150-151, February 1986.
47. M. Yoshimoto, S.I. Nakagawa, K. Murakumi, S. Asai, Y. Akasaka, Y. Nakajima, Y. Horiba, "A Digital Processor for Decoding of Composite TV Signals Using Adaptive Filtering," ISSCC Digest of Technical Papers, pp. 152-153, February 1986.
48. B. Wong, H. Samueli, "A 200MHz All-Digital QAM Modulator in 1.2um CMOS for Digital Radio Applications," ISSCC Digest of Technical Papers, pp. 126-127, February 1991.
49. T. Nishitani, R. Maruta, Y. Kawakami, and H. Goto, "A Single-Chip Digital Signal Processor for Telecommunications Applications," IEEE Journal of Solid-State Circuits, SC- 16, pp. 372-376, 1981.
50. W.E. Nicholson, R.W. Blasco, and K.R. Reddy, "The S 2811 Signal Processing Peripheral," Proceedings of WESCON, pp. 1-12, 1978.
51. J.R. Boddie, G.T. Daryanani, I.I. Eldumiati, R.N. Gadenz, J.S. Thompson, S.M. Walters, "Digital Signal Processor: Architecture and Performance," Bell Systems Technical Journal, 60 pp.1449-1462, 1981.
52. V. Hagiwara, Y. Kita, T. Miyamoto, Y. Toba, H. Hara, and T. Akazawa, "A Single Chip Digital Signal Processor and its Application to Real-Time Speech Analysis," IEEE Transactions on ASSP, ASSP- 31 (1), 1983.
53. M. Iaumikawa, et al, "A 0.9V 100MHz 4mW 2mm2 16b DSP core," in ISSCC Digest of Technical Papers, pp. 84-85, February 1995.
54. S. Mittoh, et al., "A IV multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone applications," ISSCC Digest of Technical Papers, pp. 168-169, February 1996.
55. W. Lee, et al, "A 1V DSP for wireless communications," ISSCC Digest of Technical Papers, pp. 92-93, February 1997.
56. R. Owen, "An enhanced DSP Architecture for the seven multimedia functions: The Chromatic Research Mpact2 Media Processor," in Proceedings 1997 Workshop on Signal Processing Systems., pp.76-85, Leicester, November 1997.
57. R. Simar, "DSP Architectures, Algorithms and Code Generation: Fission or Fusion," in Proceedings 1997 Workshop on Signal Processing Systems, pp. 50-59, Leicester, November 1997.
58. Digital Signal Processing Committee, Programs for Digital Signal Processing, IEEE Press, 1979.
59. R. Jain et al., "Custom Design of a VLSI PCM-FDM Transmultiplexer from System Specification to Circuit Layout using a Computer Aided Design System," IEEE Journal of Solid-State Circuits, vol. SC- 21, pp. 73-85, February 1986.
60. S.Y. Kung, VLSI Array Processors, Prentice Hall, 1988.
61. P. Hulfinger, "SILAGE: A High Level Language and Silicon Compiler for Digital Signal Processing," Proceedings IEEE CICC Conference, May 1995.
62. J. Buch, S. Ha, E. Lee, and D. Messerschmitt, "Ptolem: A Platform for Heterogeneous Simulation and Prototyping," Proc. 1991 European Simulation Conference, Copenhagen, June 1991.
63. K. Parhi and D. Messerschmitt, "Pipeline interleaving and parallelism in recursive digital filters -I: Pipelining using scattered look-ahead and decomposition," IEEE Transactions on ASSP, pp. 1099-1117, July 1989.
64. J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast Prototyping of Data-Path Intensive Architectures," IEEE Design and Test of Computers, pp. 40-51, June 1991.
65. C. Mead and L. Conway, Introduction to VLSI Design, Addison-Wesley, 1980.
66. P. Denyer, "A Silicon Compiler for VLSI Signal Processing," Proceedings ESSCIRC Conference, pp. 215-218, Brussels, 1982.
67. J. Rabaey and H. De Man, "Computer-aided Design of Signal Processing Systems," Proceedings IEEE ICCD Conference, pp. 134-137, Port Chester NY, October 1987.
68. C. Shung et. al., "An Integrated CAD System for Algorithmic-Specific IC Design," IEEE Journal on Computer Aided Design, Vol. 10, No 4, pp. 447-463, April 1991.