Parallelizing applications into silicon

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn , Issue , 1999, Pages 70-80

  Babb, Jonathan ^a   Rinard, Martin ^a   Moritz, Csaba Andras ^a   Lee, Walter ^a   Frank, Matthew ^a   Barua, Rajeev ^a   Amarasinghe, Saman ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; C (PROGRAMMING LANGUAGE); COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; FORTRAN (PROGRAMMING LANGUAGE); INTERCONNECTION NETWORKS; MULTIPROCESSING SYSTEMS; SEMICONDUCTING SILICON; SEMICONDUCTOR STORAGE; SUBSTRATES;

INTERCONNECTED MULTIPROCESSOR; MEMORY ACCESS PATTERNS; RECONFIGURABLE ARCHITECTURES; VIRTUAL WIRES;

PROGRAM COMPILERS;

EID: 0033488498     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. J. Babb, R. Tessier, M. Dahl, S. Hanono, D. Hoki, and A. Agarwal. Logic Emulation with Virtual Wires. IEEE Transactions on Computer Aided Design, 16(6):609-626, June 1997.
2. Rajeev Barua, Walter Lee, Saman Amarasinghe, and Anant Agarwal. Maps: A Compiler-Managed Memory System for Raw Machines. Technical report, M.I.T. LCS-TM-583, July 1998. Also http://www.cag.lcs.mit.edu/raw/.
3. Rajeev Barua, Walter Lee, Saman Amarasinghe, and Anant Agarwal. Memory Bank Disambiguation using Modulo Unrolling for Raw Machines. In Proceedings of the ACM/IEEE Fifth Int'l Conference on High Performance Computing(HIPC), Dec 1998. Also http://www.cag.lcs.mit.edu/raw/.
4. William J. Dally. Micro-optimization of floating-point operations. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 283-289, Boston, Massachusetts, April 3-6, 1989.
5. Sandhya Dwarkadas, Alan L. Cox, and Willy Zwaenepoel. An integrated compile-time/run-time software distributed shared memory system. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 186-197, Cambridge, Massachusetts, October 1-5, 1996.
6. Maya Gokhale, William Holmes, Andrew Kopser, Sara Lucas, Ronald Minnich, Douglas Sweeney, and Daniel Lopresti. Building and using a highly parallel programmable logic array. Computer, 24(1), January 1991.
7. Shaori Guo and Wayne Luk. Compiling Ruby into FP-GAs. In Field Programmable Logic and Applications, August 1995.
8. M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, E. Bugnion, and M. S. Lam. Maximizing multiprocessor performance with the suif compiler. COMPUTER, 29(12):84-89, December 1996.
9. IKOS Systems, Inc. VirtuaLogic Emulation System Documentation, 1996. Version 1.2.
10. Christoforos E. Kozyrakis, Stylianos Perissakis, David Patterson, Thomas Anderson, Krste Asanovic, Neal Cardwell, Richard Fromm, Jason Golbus, Benjamin Gribstad, Kimberly Keeton, Randi Thomas, Noah Treuhaft, and Katherine Yelick. Scalable processors in the billion transistors era: IRAM. IEEE Computer, pages 75-78, September 1997.
11. Walter Lee, Rajeev Barua, Matthew Frank, Devabhatuni Srikrishna, Jonathan Babb, Vivek Sarkar, and Saman Amarasinghe. Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine. In Proceedings of the Eighth ACM Conference on Architectural Support for Programming Languages and Operating Systems, pages 46-57, San Jose, CA, October 1998.
12. Mark Horowitz, personal communications. Stanford University Smart Memories Project. http://velox.stanford.edu/smart_memories.
13. Maya B. Gokhale, Janice M. Stone, Matthew Frank, Sarnoff Corporation. NAPA C: Compiling for a Hybrid RISC/FPGA Architecture. In FCCM98 Napa Valley, California, April 1998.
14. Maya Gokhale and Brian Schott. Data-Parallel C on a Reconfigurable Logic Array. Journal of Supercomputing, September 1995.
15. Radu Rugina and Martin Rinard. Span: A shape and pointer analysis package. Technical report, M.I.T. LCS-TM-581, June 1998.
16. Daniel J. Scales, Kourosh Gharachorloo, and Chandramohan A. Thekkath. Shasta: A low overhead, software-only approach for supporting fine-grain shared memory. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 174-185, Cambridge, Massachusetts, October 1-5, 1996.
17. A. Smith, M. Wazlowski, L. Agarwal, T. Lee, E. Lam, P. Athans, H. Silverman, and S. Ghosh. PRISM II Compiler and Architecture. In Proceedings IEEE Workshop on FPGA-based Custom Computing Machines, pages 9-16, Napa, CA, April 1993. IEEE.
18. Synopsys, Inc. Behavioral Compiler User Guide, V 1997.08, August 1997.
19. J. E. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. H. Touati, and P. Boucard. Programmable Active Memories: Reconfigurable Systems Come of Age. IEEE Transactions on VLSI Systems, 4(1), March 1996.
20. Elliot Waingold, Michael Taylor, Devabhaktuni Srikrishna, Vivek Sarkar, Walter Lee, Victor Lee, Jang Kim, Matthew Frank, Peter Finch, Rajeev Barua, Jonathan Babb, Saman Amarasinghe, and Anant Agarwal. Baring It All to Software: Raw Machines. IEEE Computer, 30(9):86-93, September 1997. Also available as MIT-LCS-TR-709.
21. M. Weinhardt. Compilation and Pipeline Synthesis for Reconfigurable Architectures - High Performance by Configware. In Reconfigurable Architecture Workshop, 1997.