Power characteristics of inductive interconnect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 12, 2004, Pages 1295-1306

  El Moursy, Magdy A ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

Characteristic impedance; Dynamic power; Inductive interconnect; Short circuit power; Transient power dissipation; Underdamped systems

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; DAMPING; ELECTRIC IMPEDANCE; ELECTRIC WIRE; INDUCTANCE; SHORT CIRCUIT CURRENTS;

CHARACTERISTIC IMPEDANCE; DYNAMIC POWER; INDUCTIVE INTERCONNECT; SHORT-CIRCUIT POWER; TRANSIENT POWER DISSIPATION; UNDERDAMPED SYSTEMS;

INTERCONNECTION NETWORKS;

EID: 9644305250     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.834227     Document Type: Article

References (48)

1. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of merit to characterize the importance of on-chip inductance," IEEE Trans. VLSI Syst., vol. 7, pp. 442-449, Dec. 1999.
2. _, "Exploiting on-chip inductance in high speed clock distribution networks," IEEE Trans. VLSI Syst., vol. 9, pp. 963-973, Dec. 2001.
3. Y. I. Ismail and E. G. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," IEEE Trans. VLSI Syst., vol. 8, pp. 195-206, Apr. 2000.
4. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Repeater insertion in tree structured inductive interconnect," IEEE Trans. Circuits Syst., vol. 48, pp. 471-481, May 2001.
5. P. E. Gronowski et al., "High-performance microprocessor design," IEEE J. Solid-State Circuits, vol. 33, pp. 676-686, May 1998.
6. C. J. Anderson et al., "Physical design of a fourth-generation POWER GHz microprocessor," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2001, pp. 232-233.
7. D. W. Dobberpuhl et al., "A 200-Mhz 64-b dual-issue CMOS microprocessor," IEEE J. Solid State Circuits, vol. SC-27, pp. 1555-1565, Nov. 1992.
8. T. D. Hodes, B. A. McCoy, and G. Robins, "Dynamically-wiresized Elmore-based routing constructions," in Proc. IEEE Int. Symp. Circuits and Systems, vol. I, May 1994, pp. 463-466.
9. M. Edahiro, "Delay minimization for zero-skew routing," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1993, pp. 563-566.
10. S. S. Sapatnekar, "RC interconnect optimization under the Elmore delay model," in Proc. IEEE/ACM Design Automation Conf., June 1994, pp. 387-391.
11. J. J. Cong and K. Leung, "Optimal wiresizing under Elmore delay model," IEEE Trans. Computer-Aided Design, vol. 14, pp. 321-336, Mar. 1995.
12. J. J. Cong, K. Leung, and D. Zhou, "Performance-driven interconnect design based on distributed RC delay model," in Proc. IEEE Design Automation Conf., June 1993, pp. 606-611.
13. C. P. Chen and N. Menezes, "Spec-based repeater insertion and wire sizing for on-chip interconnect," in Proc. IEEE Int. Conf. VLSI Design, Jan. 1999, pp. 476-483.
14. J. J. Cong and C.-K. Koh, "Simultaneous driver and wire sizing for performance and power optimization," IEEE Trans. VLSI Syst., vol. 2, pp. 408-425, Dec. 1994.
15. J. Lillis, C.-K. Cheng, and T.-T. Y. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1995, pp. 138-143.
16. T. Xue, E. S. Kuh, and Q. Yu, "A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies," in Proc. IEEE Multi-Chip Module Conf., February 1996, pp. 117-121.
17. Q. Zhu and W. M. Dai, "High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1106-1118, Sept. 1996.
18. Q. Zhu, W. M. Dai, and J. G. Xi, "Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models, " in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1993, pp. 628-633.
19. J. J. Cong and C.-K. Koh, "Interconnect layout optimization under higher-order RLC model," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1997, pp. 713-720.
20. P. Heydari, S. Abbaspour, and M. Pedram, "A comprehensive study of energy dissipation in lossy transmission lines driven by CMOS inverters," in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp. 517-520.
21. P. Heydari, "Energy dissipation modeling of lossy transmission lines driven by CMOS inverters," in Proc. IEEE Int. Symp. Circuits Systems, vol. IV, May 2002, pp. 309-312.
22. T. Uchino and J. Cong, "An interconnect energy model considering coupling effects," in Proc. IEEE. Design Automation Conf., June 2001, pp. 555-558.
23. M. A. El-Moursy and E. G. Friedman, "Optimum wire sizing of RLC interconnect with repeaters," in Proc. IEEE Great Lakes Symp. VLSI, Apr. 2003, pp. 27-32.
24. _, "Optimizing inductive interconnect for low power," in System-on-Chip for Real-Time Applications, W. Badawy and G. A. Jullien, Eds. Norwell, MA: Kluwer, 2003, pp. 380-391.
25. _, "Inductive interconnect width optimization for low power," in Proc. IEEE Int. Symp. Circuits Systems, May 2003, pp. 5.273-5.276.
26. _, "Power characteristics of inductive interconnect," in Proc. IEEE Int. Conf. Electronics, Circuits, Systems, vol. II, Dec. 2003, pp. 499-502.
27. _, "Resistive power in CMOS circuits," in Proc. IEEE Midwest Symp. Circuits Systems, Dec. 2003.
28. L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, "Propagation delay and short-circuit power dissipation modeling of the CMOS inverter," IEEE Trans. Circuits Syst. I, vol. 45, pp. 259-270, Mar. 1998.
29. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Dynamic and short-circuit power of CMOS gates driving lossless transmission lines," IEEE Trans. Circuits Syst. I, vol. 46, pp. 950-961, Aug. 1999.
30. K. T. Tang and E. G. Friedman, "Delay and power expressions characterizing a CMOS inverter driving an RLC load," in Proc. IEEE Int. Symp. Circuits Syst., vol. III, May 2000, pp. 283-286.
31. N. Delorme, M. Belleville, and J. Chilo, "Inductance and capacitance analytic formulas for VLSI interconnects," Electron. Lett., vol. 32, no. 11, pp. 996-997, May 1996.
32. E. B. Rosa, "The self and mutual inductances of linear conductors," Bull. Nat. Bur. Stand., vol. 4, no. 2, pp. 301-344, Jan. 1908.
33. Y. Lu, K. Banerjee, M. Celik, and R. W. Dutton, "A fast analytical technique for estimating the bounds of on-chip clock wire inductance," in Proc. IEEE Custom Integrated Circuits Conf., May 2001, pp. 241-244.
34. D. W. Bailey and B. J. Benschneider, "Clocking design and analysis for a 600-MHz alpha microprocessor," IEEE J. Solid-State Circuits, vol. 33, pp. 1627-1633, Nov. 1998.
35. N. Vasseghi, K. Yeager, E. Sarto, and M. Seddighnezhad, "200-MHz superscalar RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, pp. 1675-1686, Nov. 1996.
36. S. Tam et al., "Clock generation and distribution for the first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, pp. 1545-1552, Nov. 2000.
37. X. Huang et al., "Loop-based interconnect modeling and optimization approach for multigigahertz clock network design," IEEE J. Solid-State Circuits, vol. 38, pp. 457-463, Mar. 2003.
38. A. B. Kahng and S. Muddu, "An analytical delay model for RLC interconnects," IEEE Trans. Computer-Aided Design, vol. 16, pp. 1507-1514, Dec. 1997.
39. T. Sakurai, "Approximation of wiring delay in MOSFET LSI," IEEE J. Solid-State Circuits, vol. SC-18, pp. 418-426, Aug. 1983.
40. M. Sriram and S. M. Kang, "Performance driven MCM routing using a second order RLC tree delay model," in Proc. IEEE Int. Conf. Wafer Scale Integration, Jan. 1993, pp. 262-267.
41. Y. I. Ismail and E. G. Friedman, "DTT: Direct truncation of the transfer function - An alternative to moment matching for tree structured interconnect," IEEE Trans. Computer-Aided Design, vol. 21, pp. 131-144, Feb. 2002.
42. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Equivalent Elmore delay for RLC trees," IEEE Trans. Computer-Aided Design, vol. 19, pp. 83-97, Jan. 2000.
43. D. S. Gao and D. Zhou, "Propagation delay in RLC interconnection networks," in Proc. IEEE Int. Symp. Circuits Systems, May 1993, pp. 2125-2128.
44. T. Sakurai and A. R. Newton, "A simple MOSFET model for circuit analysis," IEEE Trans. Electron Devices, vol. 38, pp. 887-894, Apr. 1991.
45. G. Cappuccino and G. Cocorullo, "A time-domain model power dissipation of CMOS buffer driving lossy lines," Electron. Lett., vol. 35, no. 12, pp. 959-960, June 1999.
46. T.-C. Chen, S.-R. Pan, and Y.-W. Chang, "Performance optimization by wire and buffer sizing under the transmission line model," in Proc. IEEE Int. Conf. Computer Design, Nov. 2001, pp. 192-197.
47. P. Heydari and M. Pedram, "Calculation of ramp response of lossy transmission lines using two-port network functions," in Proc. ACM Int. Symp. Physical Design, Apr. 1998, pp. 152-157.
48. J. Wang and W. Dai, "Optimal design of self-damped lossy transmission lines for multichip modules," in Proc. IEEE Int. Conf. Computer Design, Oct. 1994, pp. 594-598.