-
1
-
-
0033891230
-
Effects of inductance on the propagation delay and repeater insertion in VLSI circuits
-
April
-
Y.I. Ismail. E. G. Friedman. and J. L. Neves, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSl Circuits." IEEE Tmactions on Very large Scale lntegmfion (VLSI) Systems,Vol. 8. No.2, pp. 195- 206, April 2000).
-
(2000)
IEEE Tmactions on Very Large Scale Lntegmfion (VLSI) Systems
, vol.8
, Issue.2
, pp. 195-206
-
-
Ismail, Y.I.1
Friedman, E.G.2
Neves, J.L.3
-
2
-
-
0035704577
-
Exploiting on-chip inductance in high speed clock distribution networks
-
December
-
Y. 1. Ismail, E. G. Friedman, and J. L. Neves, "Exploiting On-Chip Inductance in High Speed Clock Distribution Networks" IEEE Transaction on Very Large Scale Integmtion (VLSI) System, Vol. 9, No. 6, pp. 963 - 973, December 2001.
-
(2001)
IEEE Transaction on Very Large Scale Integmtion (VLSI) System
, vol.9
, Issue.6
, pp. 963-973
-
-
Ismail, Y.I.1
Friedman, E.G.2
Neves, J.L.3
-
3
-
-
0029264252
-
Performance-driven interconnect design based on distributed RC delay model
-
March
-
J. J. Cong, K. Leung, and D. Zhou, "Performance-Driven Interconnect Design Based on Distributed RC Delay Model" IEEE Transactions on Computer-Aided Design of Integrated s and System. Vol. 14, No. 3. pp. 321-336;March 1995.
-
(1995)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and System
, vol.14
, Issue.3
, pp. 321-336
-
-
Cong, J.J.1
Leung, K.2
Zhou, D.3
-
4
-
-
0030246821
-
High-speed clock network sizing optimization based on Distributed RC and Lossy RLC interconnect models
-
September
-
Q. Zhu and W. M. Dai. "High-speed Clock Network Sizing Optimization Based on Distributed RC and Lossy RLC Interconnect Models" IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, Vol. 15, No.9.pp.1106-1118,September 1996.
-
(1996)
IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems
, vol.15
, Issue.9
, pp. 1106-1118
-
-
Zhu, Q.1
Dai, W.M.2
-
6
-
-
0032025472
-
Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
-
PII S105771229801410X
-
L. Bisdounis, S. Nikolaidis, and 0. Kaufopavlou, "Propagation Delay and Short-Circuit Power Dissipation Modeling of the CMOS Inverter," IEEE Transaction on Circuits and systems I: Fundamental theory and Applications,Vol 45,No 3,pp.259-270,March 1998. (Pubitemid 128745080)
-
(1998)
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
, vol.45
, Issue.3
, pp. 259-270
-
-
Bisdounis, L.1
Nikolaidis, S.2
Koufopavlou, O.3
-
7
-
-
0032630123
-
Dynamic and short-circuits power of CMOS gates driving lossless transmission lines
-
August
-
Y.I. Ismail, E.G.Fridman, J.L. Neves "Dynamic and Short-Circuits Power of CMOS Gates Driving Lossless Transmission Lines", IEEE Transcations on Circuits and System I: Fundamental Theory and Applications, Vol. 46. NO. 8, pp. 950-961. August 1999.
-
(1999)
IEEE Transcations on Circuits and System I: Fundamental Theory and Applications
, vol.46
, Issue.8
, pp. 950-961
-
-
Ismail, Y.I.1
Fridman, E.G.2
Neves, J.L.3
|