Repeater insertion in tree structured inductive interconnect

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 5, 2001, Pages 471-481

  Ismail, Yehea I ^b   Friedman, Eby G ^a,c   Neves, Jose L ^d  

^a IEEE   (United States)

^b Northwestern University   (United States)

^c University of Rochester   (United States)

^d IBM MICROELECTRONICS   (United States)

Author keywords

Inductance; Interconnect; Optimization; Repeater insertion; VLSI

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; INDUCTANCE; INTEGRATED CIRCUIT MANUFACTURE; INTERCONNECTION NETWORKS; ITERATIVE METHODS; VLSI CIRCUITS;

COPPER-BASED INTERCONNECT TREES; INDUCTIVE INTERCONNECT; REPEATER INSERTION; SOFTWARE PACKAGE AS-X;

ELECTRIC NETWORK TOPOLOGY;

EID: 0035327739     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.938357     Document Type: Article

References (43)

1. Analysis of the effects of scaling on interconnect delay in ulsi circuits
2. The modeling of resistive interconnects for integrated circuits
3. Approximation of wiring delay in MOSFET LSI
4. Performance optimization of VLSI interconnect
5. Buffer placement in distributed RC-tree networks for minimal elmore delay
6. Delay and power expressions for a CMOS inverter driving a resistive-capacitive load
7. Optimal interconnection circuits for VLSI
8. Repeater design to reduce delay and power in resistive interconnect
9. Wire segmenting for improved buffer insertion
10. Optimum buffer circuits for driving long uniform lines
11. Inductance on silicon for sub-micron CMOS VLSI
12. The effects of interconnections on high-speed logic circuits
13. FD-TD modeling of digital signal propagation in 3-D circuits with passive and active loads
14. High-speed VLSI interconnect modeling based on S-parameter measurement
15. High-speed signal propagation on lossy transmission lines
16. Modeling and characterization of long interconnections for high-performance microprocessors
17. When are transmission-line effects important for on-chip interconnections?
18. Challenges raised by long on-chip wiring for CMOS microprocessors
19. Layout techniques for minimizing on-chip interconnect self inductance
20. Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis
21. Design guidelines for short, medium, and long on-chip interconnect
22. Figures of merit to characterize the importance of on-chip inductance
23. Coping with RC(L) interconnect design headaches
24. Advanced copper interconnections for silicon CMOS technologies
25. Designing the best clock distribution network
26. RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock frequency digital system
27. Optimum repeater insertion based on a CMOS Delay model for on-chip RLC interconnect
28. Equivalent elmore delay for RLC trees
29. The transient response of damped linear networks
30. Signal delay in RC tree networks
31. A fast algorithm for computing the time moments of RLC circuits
32. Effects of inductance on the propagation delay and repeater insertion in VLSI circuits
33. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
34. Short-circuit power dissipation estimation for CMOS logic gates
35. Dynamic and short-circuit power of CMOS gates driving lossless transmission lines