Low-Power MCU with Embedded ReRAM Buffers as Sensor Hub for IoT Applications

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volumn 6, Issue 2, 2016, Pages 247-257

  Chien, Tsai Kan ^a,b   Chiou, Lih Yih ^a   Sheu, Shyh Shyuan ^a   Lin, Jing Cian ^a   Lee, Chang Chia ^b   Ku, Tzu Kun ^b   Tsai, Ming Jinn ^b   Wu, Chih I ^b  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^b INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

Flash memory; internet of things (IoT); microcontroller unit (MCU); resistive random Access memory (ReRAM); sensor hub

Indexed keywords

AMPLIFIERS (ELECTRONIC); BUILT-IN SELF TEST; DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC POWER UTILIZATION; FLASH MEMORY; INDUSTRIAL RESEARCH; INTERNET OF THINGS; MICROCONTROLLERS; NONVOLATILE STORAGE; RRAM;

BACK-END OF LINE PROCESS; BUILT IN SELF REPAIRS; DYNAMIC RANDOM ACCESS MEMORY; INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE; MICROCONTROLLER UNIT; PROPOSED ARCHITECTURES; RESISTIVE RANDOM ACCESS MEMORY (RERAM); SPIN TRANSFER TORQUE;

RANDOM ACCESS STORAGE;

EID: 84981763404     PISSN: 21563357     EISSN: None     Source Type: Journal    
DOI: 10.1109/JETCAS.2016.2547778     Document Type: Article

References (36)

1. D. Takashima et al., "An embedded DRAM technology for high-performance NAND flash memories, " IEEE J. Solid-State Circuits, vol. 47, no. 2, pp. 536-546, Feb. 2012.
2. GP32xxxxA Series Datasheet Generalplus Corp. [Online]. Available: http://www.generalplus.com/product. php?prot-no=5&func=sh&lang-no=3
3. H.-S. P. Wong et al., "Phase change memory, " Proc. IEEE, vol. 98, no. 12, pp. 2201-2227, Dec. 2010.
4. S.-H. Song, K. C. Chun, and C. H. Kim, "A logic-compatible embedded flash memory for zero-standby power system-on-chips featuring a multi-story high voltage switch and a selective refresh scheme, " IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1302-1314, May 2013.
5. K. C. Chun et al., "A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory, " IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 530-536, Feb. 2013.
6. H.-C. Yu et al., "Cycling endurance optimization scheme for 1 Mb STT-MRAM in 40 nm technology, " in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 2013, pp. 224-225.
7. K. Hoya et al., "A 64-Mb chain FeRAM with quad BL architecture and 200 MB/s burst mode, " IEEE Trans. Very Large Scale (VLSI) Syst., vol. 18, no. 12, pp. 1745-1752, Dec. 2010.
8. D. Takashima, Y. Nagadomi, K. Hatsuda, Y. Watanabe, and S. Fujii, "A 128 Mb chain FeRAM and system design for HDD application and enhanced HDD performance, " IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 530-536, Feb. 2011.
9. A. Gyanathan and Y.-C. Yeo, "Novel multi-level PCRAM Cell with barrier layer in between a graded stack, " in IEEE VLSI Technol., Syst. Appl. Tech. Dig., 2011, pp. 1-2.
10. K. Attenborough et al., "Phase change memory line concept for embedded memory applications, " in Int. Electron Devices Meet. Tech. Dig., 2010, pp. 648-651.
11. A. Belmonte et al., "Origin of the deep reset and low variability of pulse-programmed CBRAM device, " in IEEE Int. Memory Workshop Tech. Dig., 2014, pp. 1-4.
12. A. Belmonte et al., "90 nm 1T1R CBRAM cell showing low-power, fast and disturb-free operation, " in IEEE Int. Memory Workshop Tech. Dig., 2013, pp. 26-29.
13. Y. Deng et al., "Design and optimization methodology for 3D RRAM arrays, " in Int. Electron Devices Meet.Tech. Dig. , 2013, pp. 629-632.
14. S. R. Lee et al., "Multi-level switching of triple-layered TaOx RRAM with excellent reliability for storage class memory, " in IEEE Symp. VLSI Technol. Tech. Dig., 2012, pp. 71-72.
15. P.-F. Chiu et al., "Low store energy, low , 8T2R non-volatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications, " IEEE J. Solid-State Circuits, vol. 47, no. 6, pp. 1483-1496, Jun. 2012.
16. R. Huang et al., "Resistive switching in organic memory device based on parylene-C with highly compatible process for high-density and low-cost memory applications, " IEEE Trans. Electron Devices, vol. 59, no. 12, pp. 3578-3582, Dec. 2012.
17. C.-W. Hsu et al., "Self-rectifying bipolar /RRAM with superior endurance over 1012 cycles for 3D high-density storage-class memory, " in IEEE Symp. VLSI Technol. Tech. Dig., 2013, pp. 166-167.
18. T. Zhang et al., "A customized design of DRAM controller for on-chip 3D DRAM stacking, " in Proc. IEEE Custom Integrated Circuits Conf., 2010, pp. 1-4.
19. S. Lee et al., "Selector-less ReRAM with an excellent non-linearity and reliability by the band-gap engineered multi-layer titanium oxide and triangular shaped AC pulse, " in Int. Electron Devices Meet. Tech. Dig., 2013, pp. 272-275.
20. X. Xue et al., "A 0.13 8 Mb logic-based ReRAM with self-Adaptive operation for yield enhancement and power reduction, " IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1315-1322, May 2014.
21. J. Park, J. Park, and S. Bhunia, "VL-ECC: Variable data-length error correction code for embedded memory in DSP applications, " IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 2, pp. 120-124, Feb. 2014.
22. X. Xue et al., "A 0.13 8 Mb logic-based ReRAM with self-Adaptive operation for yield enhancement and power reduction, " IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1315-1322, May 2014.
23. A. Kawahara et al., "Filament scaling forming technique and levelverify-write scheme with endurance over in ReRAM, " in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 2013, pp. 220-221.
24. S.-S. Sheu et al., "A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-Access time and 160 ns MLC-Access capability, " in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 2011, pp. 200-201.
25. X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, "NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory, " IEEE Trans. CAD Integr. Circuits Syst., vol. 31, no. 7, pp. 994-1007, Jul. 2012.
26. M. Poremba and Y. Xie, "NVMain: An architectural-level main memory simulator for emerging non-volatile memories, " in Proc. IEEE Comput. Soc. Annu. Symp., 2012, pp. 392-397.
27. CACTI Tool HP Labs. [Online]. Available: http://www.hpl.hp.com/research/cacti/
28. Table PIDS7b ITRS Roadmap [Online]. Available: http://www.hpl.hp.com/research/cacti/https://www. dropbox.com/sh/yoy96j10u7zkvk0/AABXTtdnrz2agfkXouSTgOu0a/2013ITRS%20Tables-R1/PIDS-2013Tables.xlsx?dl=0
29. K. C. Chun et al., "A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory, " IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 598-610, Feb. 2013.
30. H. Noguchi et al., "A 250-MHz 256 b-I/O 1-Mb STT-MRAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors, " in IEEE Symp. VLSI Technology Tech. Dig., 2013, pp. C108-C109.
31. R. Fackenthal et al., "A 16 Gb ReRAM with 200 MB/s write and 1 GB/s read in 27 nm technology, " in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 2014, pp. 338-339.
32. S.-Y. Kim et al., "Power-efficient fast write and hidden refresh of ReRAM using an ADC-based sense amplifier, " IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 11, pp. 776-780, Nov. 2013.
33. S. Yang, "A high performance 180 nm generation logic technology, " in Int. Electron Devices Meet. Tech. Dig., 1998, pp. 197-200.
34. M. J. Madou, "Lithography, " in Fundamentals of Microfabrication: Science of Miniaturization, 2nd ed. Boca Raton: CRC Press, 2002, pp. 44-46.
35. H. Y. Lee et al., "Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust based RRAM, " in Int. Electron Devices Meet. Tech. Dig., 2008, pp. 1-4.
36. H. Y. Lee et al., "Low-power and nanosecond switching in robust hafnium oxide resistive memory with a thin Ti cap, " IEEE Electron Device Lett., vol. 31, no. 1, pp. 44-46, Jan. 2010.