Power-efficient fast write and hidden refresh of ReRAM using an ADC-based sense amplifier

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 60, Issue 11, 2013, Pages 776-780

  Kim, Sang Yun ^a   Baek, Jong Min ^a   Seo, Dong Jin ^a   Park, Jae Koo ^a   Chun, Jung Hoon ^a   Kwon, Kee Won ^a  

^a Sungkyunkwan University   (South Korea)

Author keywords

ADC; Fast write; Hidden refresh; Incremental step pulse programming (ISPP); ReRAM; Sense amplifier (SA)

Indexed keywords

HAFNIUM COMPOUNDS;

ADAPTIVE STEP SIZE; CURRENT-MODE SENSE AMPLIFIER; FAST WRITE; HIDDEN REFRESH; POWER EFFICIENCY; POWER EFFICIENT; SENSE AMPLIFIER; STEP PULSE;

RRAM;

EID: 84888387147     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2013.2281767     Document Type: Article

References (10)

1. I. G. Baek, D. C. Kim, M. J. Lee, H.-J. Kim, E. K. Yim, M. S. Lee, J. E. Lee, S. E. Ahn, S. Seo, J. H. Lee, J. C. Park, Y. K. Cha, S. O. Park, H. S. Kim, I. K. Yoo, U.-I. Chung, J. T. Moon, and B. I. Ryu, "Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application," in IEDM Tech. Dig., 2005, pp. 750-753. (Pubitemid 46370959)
2. K.-D. Suh, B.-H. Suh, Y.-H. Lim, J.-K. Kim, Y.-J. Choi, Y.-N. Koh, S.-S. Lee, S.-C. Kwon, B.-S. Choi, J.-S. Yum, J.-H. Kim, J.-R. Kim, and H.-K. Lim, "A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme," IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 1149-1156, Nov. 1995.
3. X. Y. Xue, W. X. Jian, J. G. Yang, F. J. Xiao, G. Chen, X. L. Xu, Y. F. Xie, Y. Y. Lin, R. Y. Huang, Q. T. Zou, and J. G. Wu, "A 0.13 um 8Mb logic-based CuxSiyO ReRAM with self-adaptive operation for yield enhancement and power reduction," IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1315-1322, May 2013.
4. B. Bateman, C. Siau, and C. Chevallier, "Low power cross-point memory architecture," in Proc. IEEE Asian Solid-State Circuits Conf., 2011, pp. 173-176.
5. S. Lee, J.-H. Jeong, T. S. Lee, W. M. Kim, and B.-K. Cheong, "A novel programming method to refresh a long-cycled phase change memory cell," in Proc. IEEE Non-Volatile Semicond. Memory Workshop, 2008, pp. 46-48.
6. 2/Ti MIM ReRAM resistance states:Model and experimental results," Current Appl. Phys., vol. 10, no. 1, pp. e75-e78, Jan. 2010.
7. J.-K. Park, S.-Y. Kim, J.-M. Baek, D.-J. Seo, J.-H. Chun, and K.-W. Kwon, "Analysis of resistance variations and variance-aware read circuit for cross-point ReRAM," in Proc. IMW, 2013, pp. 112-115.
8. M.-F. Chang, S.-S. Sheu, K.-F. Lin, C.-W. Wu, C.-C. Kuo, P.-F. Chiu, Y.-S. Yang, Y.-S. Chen, H.-Y. Lee, C.-H. Lien, F. T. Chen, K.-L. Su, T.-K. Ku, M.-J. Kao, and M.-J. Tsai, "A high-speed 7.2-ns read-write random access 4-Mb embedded resistive RAM (ReRAM) macro using process-variation-tolerant current-mode read schemes," IEEE J. Solid-State Circuits, vol. 48, no. 3, pp. 878-891, Mar. 2013.
9. M.-F. Chang, C.-W. Wu, C.-C. Kuo, S.-J. Shen, K.-F. Lin, S.-M. Yang, Y.-C. King, C.-J. Lin, and Y.-D. Chih, "A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45 ns random read time," in Proc. IEEE Int. Solid-State Circuits Conf., 2012, pp. 434-436.
10. 2-based metal-insulator-metal selection device for bipolar resistive random access memory cross-point application," J. Appl. Phys., no. 3, pp. 033712-1-033712-4, Feb. 2011.