A logic-compatible embedded flash memory for zero-standby power system-on-chips featuring a multi-story high voltage switch and a selective refresh scheme

IEEE Journal of Solid-State Circuits

Volumn 48, Issue 5, 2013, Pages 1302-1314

  Song, Seung Hwan ^a   Chun, Ki Chul ^b   Kim, Chris H ^a  

^a University of Minnesota   (United States)

^b SAMSUNG Electronics   (South Korea)

Author keywords

Embedded flash memory; Embedded nonvolatile memory; Multi story high voltage switch; Selective WL refresh; Zero standby power system on chip

Indexed keywords

EMBEDDED FLASH MEMORY; HIGH VOLTAGE SWITCHES; NON-VOLATILE MEMORY; SELECTIVE WL REFRESH; SYSTEM ON CHIPS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; ELECTRICITY; MICROPROCESSOR CHIPS; MRAM DEVICES; STANDBY POWER SYSTEMS; VLSI CIRCUITS;

RANDOM ACCESS STORAGE;

EID: 84892955163     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2013.2247691     Document Type: Article

References (41)

1. S. Hanson et al., "A low-voltage processor for sensing applications with picowatt standby mode," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1145-1155, Apr. 2009.
2. H. Hidaka, "Evolution of embedded flash memory technology for MCU," in IEEE Int. Conf. IC Design and Technol. (ICICDT), 2011, pp. 1-4.
3. R. Strenz, "Embedded flash technologies and their applications: Status & outlook," in Proc. IEEE Int. Electron Devices Meeting (IEDM), 2011, pp. 211-214.
4. H. Kojima et al., "Embedded flash on 90 nm logic technology & beyond for FPGAs," in Proc. IEEE Int. Electron Devices Meeting (IEDM), 2007, pp. 677-680.
5. C. Deml, M. Jankowski, and C. Thalmaier, "A 0.13 μm 2.125 MB 23.5 ns embedded flash with 2 GB/s read throughput for automotive microcontrollers," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 478-479.
6. Y. Lee et al., "2T-FN eNVM with 90 nm logic process for smart card," in Proc. IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW), 2008, pp. 26-27.
7. T. Ikehashi et al., "A 60 ns access 32 kByte 3-transistor flash for low power embedded applications," in IEEE Symp. VLSI Circuits Dig., 2000, pp. 162-165.
8. H. Lee et al., "NeoFlash - True logic single poly flash memory technology," in Proc. IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW), 2006, pp. 15-16.
9. M. Fliesler, D. Still, and J. Hwang, "A 15 ns 4 Mb NVSRAM in 0.13 μm SONOS technology," in Proc. IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW), 2008, pp. 83-86.
10. J. Yater et al., "16 Mb split gate flash memory with improved process window," in Proc. IEEE Int. Memory Workshop (IMW), 2009, pp. 1-2.
11. Y. Yano, "Take the expressway to go greener," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2012, pp. 24-30.
12. T. Kono et al., "40 nm embedded SG-MONOS flash macros for automotive with 160 MHz random access for code and endurance over 10 M cycles for data," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2013, pp. 212-213.
13. R. McPartland and R. Singh, "1.25 volt, low cost, embedded flash memory for low density applications," in IEEE Symp. VLSI Circuits Dig., 2000, pp. 158-161.
14. S. Shukuri, K. Yanagisawa, and K. Ishibashi, "CMOS process compatible IE-flash (inverse gate electrode flash) technology for system-on a chip," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2001, pp. 179-182.
15. M. Yamaoka et al., "A system LSI memory redundancy technique using an IE-flash (inverse-gate-electrode flash) programming circuit," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 599-604, May 2002.
16. J. Raszka et al., "Embedded flash memory for security applications in a 0.13 μm CMOS logic process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 46-47.
17. Y. Yamamoto et al., "A PND (PMOS-NMOS-depletion MOS) type single poly gate non-volatilememory cell design with a differential cell architecture in a pure CMOS logic process for a system LSI," IEICE Trans. Electron., vol. E90-C, no. 5, pp. 1129-1137, May 2007.
18. Y. Yamamoto et al., "Nonvolatile semiconductor memory device," US Patent 7,755,941, Jul. 13, 2010.
19. Y. Ma et al., "Floating-gate nonvolatile memory with ultrathin 5 nm tunnel oxide," IEEE Trans. Electron Devices, vol. 55, no. 12, pp. 3476-3481, Dec. 2008.
20. A. Pesavento, F. Bernard, and J. Hyde, "PFET nonvolatile memory," US Patent 7,221,596, May 22, 2007.
21. P. Feng, Y. Li, and N. Wu, "An ultra low power non-volatilememory in standard CMOS process for passive RFID tags," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2009, pp. 713-716.
22. H. Chen et al., "Single polysilicon layer non-volatile memory and operating method thereof," US Patent 8,199,578, Jun. 12, 2012.
23. Y. Roizin et al., "C-flash: An ultra-low power single poly logic NVM," in Proc. IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW), 2008, pp. 90-92.
24. S. Song, K. Chun, and C. H. Kim, "A logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme," in IEEE Symp. VLSI Circuits Dig., 2012, pp. 130-131.
25. 2 3.3 V only 128 Mb multilevel NAND flash memory for mass storage applications," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1575-1583, Nov. 1996.
26. K. Suh et al., "A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme," IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 1149-1156, Nov. 1995.
27. M. Jefremow et al., "Bitline-capacitance-cancelation sensing scheme with 11 ns read latency and maximum read throughput of 2.9 GB/s in 65 nm embedded flash for automotive," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2012, pp. 428-429.
28. P. Favrat, P. Deval, and M. Declercq, "A high-efficiency CMOS voltage doubler," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 410-416, Mar. 1998.
29. R. Pelliconi et al., "Power efficient charge pump in deep submicron standard CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1068-1071, Jun. 2003.
30. M. Liang and C. Hu, "Electron trapping in very thin thermal silicon dioxides," in Proc. IEEE Int. Electron Devices Meeting (IEDM), 1981, pp. 396-399.
31. A. Hdiy, G. Salace, and C. Petit, "Relaxation of interface states and positive charge in thin gate oxide after Fowler-Nordheim stress," AIP J. Appl. Phys., vol. 73, no. 7, pp. 3569-3570, Apr. 1993.
32. Y. Park and D. Schroder, "Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a flash EEPROM," IEEE Trans. Electron Devices, vol. 45, no. 6, pp. 1361-1368, Jun. 1998.
33. Y. Manabe et al., "Detailed observation of small leak current in flash memories with thin tunnel oxides," IEEE Trans. Semicond. Manufact., vol. 12, no. 2, pp. 170-174, May 1999.
34. R. Bez et al., "Introduction to flash memory," Proc. IEEE, vol. 91, no. 4, Apr. 2003.
35. J. Lee et al., "Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells," IEEE Trans. Device Mat. Rel., vol. 4, no. 1, pp. 110-117, Mar. 2004.
36. N. Mielke et al., "Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling," IEEE Trans. Device Mat. Rel., vol. 4, no. 3, pp. 335-344, Sep. 2004.
37. Y. Pan et al., "Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications," in Proc. IEEE Int. Symp. High Performance Comput. Architecture (HPCA), 2012, pp. 1-10.
38. Q. Wu, G. Dong, and T. Zhang, "A first study on self-healing solid-state drives," in Proc. IEEE Int. Memory Workshop (IMW), 2011, pp. 1-4.
39. C. Miccoli et al., "Assessment of distributed-cycling schemes on 45 nm NOR flash memory arrays," in Proc. IEEE Int. Reliability Physics Symp. (IRPS), 2012, pp. 2A.1.1-2A.1.7.
40. S. Tanakamaru, Y. Yanagihara, and K. Takeuchi, "Over-10x-extended- lifetime 76%-reduced-error Solid-State Drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2012, pp. 424-425.
41. A. Umezawa et al., "A new self-data-refresh scheme for a sector erasable 16 Mb flash EEPROM," in IEEE Symp. VLSI Circuits Dig., 1993, pp. 99-100.