ThyNVM: Enabling software-transparent crash consistency in persistent memory systems

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 05-09-December-2015, Issue , 2015, Pages 672-685

  Ren, Jinglei ^a,b   Zhao, Jishen ^c   Khan, Samira ^a,d   Choi, Jongmoo ^a,e   Wu, Yongwei ^b   Mutlu, Onur ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b TSINGHUA UNIVERSITY   (China)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d UNIVERSITY OF VIRGINIA   (United States)

^e Dankook University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DIGITAL STORAGE; HARDWARE; INTEGRATED CIRCUIT DESIGN; RECONFIGURABLE HARDWARE;

APPLICATION EXECUTION; CHECK POINTING; HARDWARE-ASSISTED; NONVOLATILE MEMORY; PERSISTENT MEMORY; SPECIALIZED SOFTWARE; STORAGE OVERHEAD; SYSTEM CRASHES;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84959866985     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2830772.2830802     Document Type: Conference Paper

References (84)

1. J. Ahn et al., "A scalable processing-in-memory accelerator for parallel graph processing, " in ISCA, 2015.
2. H. Akinaga et al., "Resistive random access memory (ReRAM) based on metal oxides, " Proc. IEEE, vol. 98, no. 12, 2010.
3. R. H. Arpaci-Dusseau et al., "Crash consistency: FSCK and journaling, " 2015. [Online] http: //pages. cs. wisc. edu/remzi/OSTEP/
4. J. Arulraj et al., "Let's talk about storage & recovery methods for non-volatile memory database systems, " in SIGMOD, 2015.
5. Bean. @gmail. com, "Unrecoverable chrome. storage. sync database corruption, " 2014. [Online] https: //code. google. com/p/chromium/issues/detail?id=261623
6. P. A. Bernstein et al., Principles of Transaction Processing. Morgan Kaufmann, 2009.
7. N. Binkert et al., "The gem5 simulator, " SIGARCH Comput. Archit. News, vol. 39, no. 2, Aug. 2011.
8. I. Burcea et al., "Predictor virtualization, " in ASPLOS, 2008.
9. C++ Tutorials, "Exceptions, " 2015. [Online] http: //www. cplusplus. com/doc/tutorial/exceptions/
10. C. Cascaval et al., "Software transactional memory: Why is it only a research toy" ACM Queue, vol. 6, no. 5, Sep. 2008.
11. P. M. Chen et al., "The Rio file cache: Surviving operating system crashes, " in ASPLOS, 1996.
12. J. Cipar et al., "LazyBase: Trading freshness for performance in a scalable database, " in EuroSys, 2012.
13. J. Coburn et al., "NV-Heaps: Making persistent objects fast and safe with next-generation, non-volatile memories, " in ASPLOS, 2011.
14. J. Condit et al., "Better I/O through byte-addressable, persistent memory, " in SOSP, 2009.
15. G. Copeland et al., "The case for safe RAM, " in VLDB, 1989.
16. D. J. DeWitt et al., "Implementation techniques for main memory database systems, " in SIGMOD, 1984.
17. D. Dice et al., "Early experience with a commercial hardware transactional memory implementation, " in ASPLOS, 2009.
18. P. Felber et al., "Dynamic performance tuning of word-based software transactional memory, " in PPoPP, 2008.
19. D. Flynn et al., "Apparatus, system, and method for auto-commit memory, " 2012, US Patent App. 13/324, 942.
20. D. Ford et al., "Availability in globally distributed storage systems, " in OSDI, 2010.
21. C. Fu et al., "Exception-chain analysis: Revealing exception handling architecture in Java server applications, " in ICSE, 2007.
22. S. Gao et al., "Real-time in-memory checkpointing for future hybrid memory systems, " in ICS, 2015.
23. A. Gefflaut et al., "COMA: An opportunity for building fault-tolerant scalable shared memory multiprocessors, " in ISCA, May 1996.
24. S. Ghemawat et al., "The Google file system, " in SOSP, 2003.
25. J. B. Goodenough, "Exception handling: Issues and a proposed notation, " Commun. ACM, vol. 18, no. 12, Dec. 1975.
26. A. Hansson et al., "Simulating DRAM controllers for future system architecture exploration, " in ISPASS, 2014.
27. HP Labs, "The Machine: A new kind of computer, " 2015. [Online] http: //www. hpl. hp. com/research/systems-research/themachine/
28. Intel, "Intel architecture instruction set extensions programming reference, " 2015. [Online] https: //software. intel. com/sites/default/files/managed/07/b7/319433-023. pdf
29. Intel, "The NVM library, " 2015. [Online] http: //pmem. io/
30. T. Islam et al., "MCREngine: A scalable checkpointing system using data-aware aggregation and compression, " in SC, 2012.
31. J.-U. Kang et al., "A superblock-based flash translation layer for NAND flash memory, " in EMSOFT, 2006.
32. S. Kannan et al., "Reducing the cost of persistence for nonvolatile heaps in end user devices, " in HPCA, 2014.
33. T. Kawahara et al., "2 Mb SPRAM (SPin-Transfer Torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read, " IEEE Journal of Solid-State Circuits, vol. 43, no. 1, 2008.
34. H. Kim et al., "Bounding memory interference delay in COTS-based multi-core systems, " in RTAS, 2014.
35. Y. Kim et al., "Thread cluster memory scheduling: Exploiting differences in memory access behavior, " in MICRO, 2010.
36. E. Kultursay et al., "Evaluating STT-RAM as an energy-efficient main memory alternative, " in ISPASS, 2013.
37. C. Lamb et al., "The ObjectStore database system, " Commun. ACM, vol. 34, no. 10, Oct. 1991.
38. B. C. Lee et al., "Architecting phase change memory as a scalable DRAM alternative, " in ISCA, 2009.
39. B. C. Lee et al., "Phase change technology and the future of main memory, " IEEE Micro, 2010.
40. S.-W. Lee et al., "A log buffer-based flash translation layer using fully-associative sector translation, " ACM Trans. Embed. Comput. Syst., vol. 6, no. 3, Jul. 2007.
41. Linux Community, "Ext4 (and ext3) filesystem wiki, " 2015. [Online] https: //ext4. wiki. kernel. org
42. R.-S. Liu et al., "NVM Duet: Unified working memory and persistent store architecture, " in ASPLOS, 2014.
43. Y. Lu et al., "Loose-ordering consistency for persistent memory, " in ICCD, 2014.
44. J. Meza et al., "Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management, " Computer Architecture Letters, 2012.
45. J. Meza et al., "A case for efficient hardware/software cooperative management of storage and memory, " in WEED, 2013.
46. J. Mickens et al., "Blizzard: Fast, cloud-scale block storage for cloud-oblivious applications, " in NSDI, 2014.
47. C. C. Minh et al., "STAMP: Stanford transactional applications for multi-processing, " in IISWC, 2008.
48. A. Moody et al., "Design, modeling, and evaluation of a scalable multi-level checkpointing system, " in SC, 2010.
49. I. Moraru et al., "Consistent, durable, and safe memory management for byte-addressable non-volatile main memory, " in TRIOS, 2013.
50. O. Mutlu et al., "Stall-time fair memory access scheduling for chip multiprocessors, " in MICRO, 2007.
51. O. Mutlu et al., "Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems, " in ISCA, 2008.
52. D. Narayanan et al., "Whole-system persistence, " in ASPLOS, 2012.
53. T. Ogasawara et al., "EDO: Exception-directed optimization in Java, " ACM Trans. Program. Lang. Syst., vol. 28, no. 1, Jan. 2006.
54. A. J. Oliner et al., "Cooperative checkpointing: A robust approach to large-scale systems reliability, " in ICS, 2006.
55. V. Pankratius et al., "A study of transactional memory vs. Locks in practice, " in SPAA, 2011.
56. J. T. Pawlowski, "Hybrid memory cube (HMC), " in Hot Chips, 2011.
57. S. Pelley et al., "Memory persistency, " in ISCA, 2014.
58. S. Pelley et al., "Storage management in the NVRAM era, " in VLDB, 2013.
59. R. Platt, "Undo/redo and save actions corrupting files, " 2015. [Online] https: //bugs. eclipse. org/bugs/show-bug. cgi?id=443427
60. D. R. K. Ports et al., "Transactional consistency and automatic management in an application data cache, " in OSDI, 2010.
61. M. Prvulovic et al., "ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors, " in ISCA, 2002.
62. M. K. Qureshi et al., "Scalable high performance main memory system using phase-change memory technology, " in ISCA, 2009.
63. R. Rajachandrasekar et al., "MIC-Check: A distributed check pointing framework for the Intel many integrated cores architecture, " in HPDC, 2014.
64. S. Raoux et al., "Phase-change random access memory: A scalable technology, " IBM Journal of Research and Development, vol. 52, no. 4, 2008.
65. J. Ren, "State machine protocol of the ThyNVM checkpointing schemes, " 2015. [Online] http: //persper. com/thynvm/state-machine. pdf
66. J. Ren, "Verification of the ThyNVM checkpointing schemes, " 2015. [Online] http: //persper. com/thynvm/verification. pdf
67. M. P. Robillard et al., "Analyzing exception flow in Java programs, " in ESEC/FSE, 1999.
68. V. Seshadri et al., "The dirty-block index, " in ISCA, 2014.
69. V. Seshadri et al., "RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization, " in MICRO, 2013.
70. V. Seshadri et al., "Page overlays: An enhanced virtual memory framework to enable fine-grained memory management, " in ISCA, 2015.
71. J. S. Shapiro et al., "EROS: A fast capability system, " in SOSP, 1999.
72. SNIA, "NVM programming model (NPM) version 1. 1, " 2015. [Online] http: //www. snia. org/tech-activities/standards/curr-standards/npm
73. D. Sorin et al., "SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery, " in ISCA, 2002.
74. L. Subramanian et al., "MISE: Providing performance predictability and improving fairness in shared main memory systems, " in HPCA, 2013.
75. L. Subramanian et al., "The application slowdown model: Quantifying and controlling the impact of inter-application interference at shared caches and main memory, " in MICRO, 2015.
76. S. Venkataraman et al., "Consistent and durable data structures for non-volatile byteaddressable memory, " in FAST, 2011.
77. H. Volos et al., "Mnemosyne: lightweight persistent memory, " in ASPLOS, 2011.
78. Y.-M. Wang et al., "Checkpointing and its applications, " in FTCS, 1995.
79. G. Wiki, "Transactional memory in GCC, " 2015. [Online] https: //gcc. gnu. org/wiki/TransactionalMemory
80. D. H. Yoon et al., "Virtualized and flexible ECC for main memory, " in ASPLOS, 2010.
81. H. Yoon et al., "Row buffer locality aware caching policies for hybrid memories, " in ICCD, 2012.
82. H. Yoon et al., "Efficient data mapping and buffering techniques for multi-level cell phase-change memories, " TACO, 2014.
83. J. Zhao et al., "Kiln: Closing the performance gap between systems with and without persistence support, " in MICRO, 2013.
84. J. Zhao et al., "FIRM: Fair and high-performance memory control for persistent memory systems, " in MICRO, 2014.