Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management

IEEE Computer Architecture Letters

Volumn 11, Issue 2, 2012, Pages 61-64

  Meza, Justin ^a   Chang, Jichuan ^b   Yoon, Hanbin ^a   Mutlu, Onur ^a   Ranganathan, Parthasarathy ^b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Cache memories; hybrid main memories; non volatile memories; tag storage

Indexed keywords

ADAPTIVE POLICY; CACHE MANAGEMENT; FINE GRANULARITY; HYBRID MEMORIES; MAIN MEMORY; NON-VOLATILE MEMORIES; OFF-CHIP; ON CHIPS; ON-CHIP BUFFERS; PHASE CHANGES; STORAGE CAPACITY;

BUFFER STORAGE; DIGITAL STORAGE; DYNAMIC RANDOM ACCESS STORAGE; ENERGY EFFICIENCY; METADATA; PHASE CHANGE MEMORY; STATIC RANDOM ACCESS STORAGE;

CACHE MEMORY;

EID: 84870990173     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2012.2     Document Type: Article

References (16)

1. X. Dong, Y. Xie, N. Muralimanohar, and N. P. Jouppi. Simple but effective heterogeneous main memory with on-chip memory controller support. SC '10.
2. S. Eyerman and L. Eeckhout. System-level performance metrics for multiprogram workloads. IEEE Micro, 2008.
3. K. Inoue, K. Kai, and K. Murakami. Dynamically variable linesize cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs. HPCA '99.
4. X. Jiang, N. Madan, L. Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell, Y. Solihin, and R. Balasubramonian. CHOP: Adaptive filter-based DRAM caching for CMP server platforms. HPCA '10.
5. T. L. Johnson and W.-m. W. Hwu. Run-time adaptive cache hierarchy management via reference analysis. ISCA '97.
6. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable DRAM alternative. ISCA '09.
7. J. Liptay. Structural aspects of the System/360 Model 85, II: The cache. IBM Syst. J., 1968.
8. G. Loh and M. D. Hill. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches. MICRO '11.
9. J. A. Mandelman, R. H. Dennard, G. B. Bronner, J. K. DeBrosse, R. Divakaruni, Y. Li, and C. J. Radens. Challenges and future directions for the scaling of dynamic random-access memory (DRAM). IBM J. Res. Dev., 2002.
10. M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt. A case for MLP-aware cache replacement. ISCA '06.
11. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable high performance main memory system using phase-change memory technology. ISCA '09.
12. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. ISCA '00.
13. A. Seznec. Decoupled sectored caches: conciliating low tag implementation cost and low miss ratio. ISCA '94.
14. H. Wang, T. Sun, and Q. Yang. CAT - caching address tags - a technique for reducing area cost of on-chip caches. ISCA '95.
15. L. Zhao, R. Iyer, R. Illikkal, and D. Newell. Exploring DRAM cache architectures for CMP server platforms. ICCD '07.
16. W. K. Zuravleff and T. Robinson. Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. U.S. patent 5630096, '97.