Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories

Proceedings of the IEEE

Volumn 103, Issue 8, 2015, Pages 1311-1330

  Karam, Robert ^a   Puri, Ruchir ^b   Ghosh, Swaroop ^c   Bhunia, Swarup ^d  

^a CASE WESTERN RESERVE UNIVERSITY   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c UNIVERSITY OF SOUTH FLORIDA   (United States)

^d University of Florida   (United States)

Author keywords

Associative memory (AM); binary CAM; computing with memory; content addressable memory (CAM); nano CAM; ternary CAM; transactional memory (TM)

Indexed keywords

ASSOCIATIVE PROCESSING; DATA MINING; ENERGY EFFICIENCY; INTEGRATED CIRCUIT DESIGN; MEMORY ARCHITECTURE; PATTERN RECOGNITION; RECONFIGURABLE ARCHITECTURES; TELECOMMUNICATION INDUSTRY; TERNARY CONTENT ADRESSABLE MEMORY;

ASSOCIATIVE MEMORY; DESIGN AND APPLICATION; DIVERSE APPLICATIONS; MEMORY BASED COMPUTING; NOVEL APPLICATIONS; RECONFIGURABLE COMPUTING; TERNARY CAM; TRANSACTIONAL MEMORY;

ASSOCIATIVE STORAGE;

EID: 84937239578     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/JPROC.2015.2434888     Document Type: Review

References (95)

1. th Annu. Design Autom. Conf., 2008, pp. 786-791.
2. S. Paul, A. Krishna, W. Qian, R. Karam, and S. Bhunia, "MAHA: An energy-efficient malleable hardware accelerator for data-intensive applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 6, pp. 1005-1016, Jun. 2015.
3. P. Bright, "IBM's new transactional memory: Make-or-break time for multithreaded revolution," ARS Technica, Aug. 2011. [Online]. Available: http://arstechnica.com/gadgets/2011/08/ibms-new-transactional-memory-make-or-break-time-for-multithreaded-revolution/.
4. P. Bright, "Transactional memory going mainstream with Intel Haswell," ARS Technica, Feb. 2012. [Online]. Available: http://arstechnica.com/business/2012/02/transactional-memory-going-mainstream-with-intel-haswell/.
5. M. R. Stan, P. D. Franzon, S. C. Goldstein, J. C. Lach, and M. M. Ziegler, "Molecular electronics: From devices and interconnect to circuits and architecture," Proc. IEEE, vol. 91, no. 11, pp. 1940-1957, Nov. 2003.
6. S. Paul and S. Bhunia, "Computing with nanoscale memory: Model and architecture,"in Proc. IEEE/ACM Int. Symp. Nanoscale Architect., 2009, DOI: 10.1109/NANOARCH. 2009.5226362.
7. K. Kim and Y. J. Song, "Current and future high density FRAM technology," Integr. Ferroelectr., vol. 61, no. 1, pp. 3-15, 2004.
8. T. W. Andre et al., "A 4-Mb 0.18-μm 1T1MTJ toggle MRAM with balanced three input sensing scheme and locally mirrored unidirectional write drivers,"IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 301-309, Jan. 2005.
9. W. Y. Cho et al., "A 0.18-μm 3.0-v 64-mb nonvolatile phase-transition random access memory (PRAM)," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 293-300, Jan. 2005.
10. J. Ward et al., "A nonvolatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes," in Proc. Non-Volatile Memory Technol. Symp., 2004, Nov. 2004, pp. 34-38.
11. T. Rueckes et al., "Carbon nanotube-based nonvolatile random access memory for molecular computing," Science, vol. 289, no. 5476, pp. 94-97, 2000.
12. T. Kohonen, Content-Addressable Memories. New York, NY, USA: Springer-Verlag, 1980.
13. A. Hanlon, "Content-addressable and associative memory systems," IEEE Trans. Electron. Comput., vol. EC-15, no. 4, pp. 509-521, Aug. 1966.
14. W. R. Stevens, TCP/IP Illustrated (1): The Protocols. Boston, MA, USA: Addison-Wesley, 1993.
15. V. Fuller, T. Li, J. Yu, and K. Varadhan, "Classless inter-domain routing (CIDR): An address assignment and aggregation strategy," 1993.
16. A. T. Do et al., "0.77 fj/bit/search content addressable memory using small match line swing and automated background checking scheme for variation tolerance," IEEE J. Solid-State Circuits, vol. 49, no. 7, pp. 1487-1498, Jul. 2014.
17. G. Wang and N.-F. Tzeng, "TCAM-based forwarding engine with minimum independent prefix set (MIPS) for fast updating," in Proc. IEEE Int. Conf. Commun., 2006, vol. 1, pp. 103-109.
18. D. Shah and P. Gupta, "Fast updating algorithms for TCAMs," IEEE Micro, vol. 21, no. 1, pp. 36-47, 2001.
19. P. Gillingham, "Circuit and method for performing variable width searches in a content addressable memory,"U.S. Patent 6 708 250, Mar. 16, 2004.
20. G. Kasai, Y. Takarabe, K. Furumi, and M. Yoneda, "200 MHz/200 MSPS 3.2 W at 1.5 V Vdd, 9.4 Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme," in Proc. IEEE Custom Integr. Circuits Conf., 2003, pp. 387-390.
21. C. A. Zukowski and S.-Y. Wang, "Use of selective precharge for low-power content-addressable memories," in Proc. IEEE Int. Symp. Circuits Syst., 1997, vol. 3, pp. 1788-1791.
22. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme,"IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
23. N. Mohan and M. Sachdev, "Low power dual matchline ternary content addressable memory," in Proc. Int. Symp. Circuits Syst., 2004, vol. 2, DOI: 10.1109/ISCAS.2004.1329351.
24. O. Tyshchenko and A. Sheikholeslami, "Match sensing using match-line stability in content-addressable memories (CAM),"IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 1972-1981, Sep. 2008.
25. I. Arsovski, T. Hebig, D. Dobson, and R. Wistort, "1 Gsearch/sec ternary content addressable memory compiler with silicon-aware early-predict late-correct single-ended sensing," in Proc. Symp. VLSI Circuits, Jun. 2012, pp. 116-117.
26. I. Arsovski and R. Wistort, "Self-referenced sense amplifier for across-chip-variation immune sensing in high-performance content-addressable memories," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 453-456.
27. I. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1958-1966, Nov. 2003.
28. K.-J. Lin and C.-W. Wu, "A low-power CAM design for LZ data compression,"IEEE Trans. Comput., vol. 49, no. 10, pp. 1139-1145, Oct. 2000.
29. P.-T. Huang and W. Hwang, "A 65 nm 0.165 fj/bit/search 256 144 TCAM macro design for IPv6 lookup tables," IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 507-519, Feb. 2011.
30. C.-S. Lin, J.-C. Chang, and B.-D. Liu, "A low-power precomputation-based fully parallel content-addressable memory,"IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 654-662, Apr. 2003.
31. I. Bayram and Y. Chen, "NV-TCAM: Alternative interests and practices in NVM designs," in Proc. IEEE Non-Volatile Memory Syst. Appl. Symp., 2014, DOI: 10.1109/NVMSA.2014.6927206.
32. L. O. Chua, "Memristor - The missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
33. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, 2008.
34. R. Williams, "How we found the missing memristor," IEEE Spectrum, vol. 45, no. 12, pp. 28-35, Dec. 2008.
35. Y. N. Joglekar and S. J. Wolf, "The elusive memristor: Properties of basic electrical circuits," Eur. J. Phys., vol. 30, no. 4, pp. 661-675, 2009.
36. Y. Arimoto and H. Ishiwara, "Current status of ferroelectric random-access memory," MRS Bull., vol. 29, no. 11, pp. 823-828, 2004.
37. H.-S. Wong et al., "Metal-oxide RRAM,"Proc. IEEE, vol. 100, no. 6, pp. 1951-1970, Jun. 2012.
38. S. S. Parkin, M. Hayashi, and L. Thomas, "Magnetic domain-wall racetrack memory,"Science, vol. 320, no. 5873, pp. 190-194, 2008.
39. Y. Zhang, W. Zhao, J.-O. Klein, D. Ravelsona, and C. Chappert, "Ultra-high density content addressable memory based on current induced domain wall motion in magnetic track," IEEE Trans. Magn., vol. 48, no. 11, pp. 3219-3222, Nov. 2012.
40. C.-C. Wang, J.-S. Wang, and C. Yeh, "High-speed and low-power design techniques for TCAM macros," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 530-540, Feb. 2008.
41. W. W. Fung, "Low power circuits for multiple match resolution and detection in ternary CAMs," M.S. thesis, Dept. Electr. Comput. Eng., Univ. Waterloo, Waterloo, ON, Canada, 2004.
42. T. Uemura and M. Yamamoto, "Three-valued magnetic tunnel junction for nonvolatile ternary content addressable memory application," J. Appl. Phys., vol. 104, no. 12, 2008, Art. ID. 123911.
43. A. Kamisawa, "Ferroelectric memory with multiple-value storage states," U.S. Patent 5 291 436, Mar. 1, 1994.
44. M. Hosomi et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM," in Tech. Dig. IEEE Int. Electron Devices Meeting, 2005, pp. 459-462.
45. S. Matsunaga et al., "Fine-grained power-gating scheme of a metal-oxide-semiconductor and magnetic-tunnel-junction-hybrid bit-serial ternary content-addressable memory,"Jpn. J. Appl. Phys., vol. 49, no. 4S, 2010, Art. ID. 04DM05.
46. st IEEE Int. Symp. Multiple-Valued Logic, 2011, pp. 99-104.
47. L.-Y. Huang et al., "ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing," in Symp. VLSI Circuits Dig. Tech. Papers, 2014, DOI: 10.1109/VLSIC.2014.6858404.
48. H. Wu, F. Lombardi, and J. Han, "A PCM-based TCAM cell using NDR," in Proc. IEEE/ACM Int. Symp. Nanoscale Architect., Jul. 2013, pp. 89-94.
49. th Int. Conf. Comput. Commun. Technol., Sep. 2013, DOI: 10.1109/ICCCT.2013.6749593.
50. D. Das, A. Roy, and H. Rahaman, "Design of content addressable memory architecture using carbon nanotube field effect transistors," in Progress in VLSI Design and Test, vol. 7373, H. Rahaman, S. Chattopadhyay, and S. Chattopadhyay, Eds. Berlin, Germany: Springer-Verlag, 2012, pp. 233-242, ser. Lecture Notes in Computer Science. [Online]. Available: http://dx.doi.org/10.1007/978-3-642-31494-0-27.
51. S. Kang et al., "A 0.1-m 1.8-V 256-MB phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 210-218, Jan. 2007.
52. th Int. Symp. Multiple-Valued Logic, 2006, DOI: 10.1109/ISMVL.2006.6.
53. M.-F. Chang et al., "17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with sub-1ns search time," in Proc. IEEE Int. Solid-State Circuits Conf., 2015, DOI: 10.1109/ISSCC.2015.7063054.
54. K. Nii et al., "13.6 A 28 nm 400 MHz 4-parallel 1.6 Gsearch/s 80MB ternary CAM," in IEEE Int. IEEE Solid-State Circuits Conf. Dig. Tech. Papers, 2014, pp. 240-241.
55. S. Matsunaga et al., "A 3.14 um 2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture," in Proc. IEEE Symp. VLSI Circuits, 2012, pp. 44-45.
56. 2 2T-2R cell nonvolatile TCAM with two-bit encoding and clocked self-referenced sensing," IEEE J. Solid-State Circuits, vol. 49, no. 4, pp. 896-907, Apr. 2014.
57. Y.-J. Hu, J.-F. Li, and Y.-J. Huang, "3-D content addressable memory architectures," in Proc. IEEE Int. Workshop Memory Technol. Design Testing, 2009, pp. 59-64.
58. E. C. Oh and P. D. Franzon, "Design considerations and benefits of three-dimensional ternary content addressable memory," in Proc. IEEE Custom Integr. Circuits Conf., 2007, pp. 591-594.
59. D. Bhattacharya, A. Bhoj, and N. Jha, "Design of efficient content addressable memories in high-performance FinFET technology," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 5, pp. 963-967, May 2015.
60. th Annu. Joint Conf. IEEE Comput. Commun. Soc., Netw.: Found. Future, 1993, vol. 3, pp. 1382-1391.
61. th IEEE Int. Conf. Netw. Protocols, Oct. 2004, pp. 174-183.
62. th Annu. IEEE Symp. Field-Programm. Custom Comput. Mach., Apr. 2004, pp. 258-267.
63. S. Yusuf and W. Luk, "Bitwise optimised CAM for network intrusion detection systems," in Proc. IEEE Int. Conf. Field Programm. Logic Appl., 2005, pp. 444-449.
64. Y. V. Pershin and M. Di Ventra, "Neuromorphic, digital, quantum computation with memory circuit elements," Proc. IEEE, vol. 100, no. 6, pp. 2071-2080, Jun. 2012.
65. Y. Pershin and M. D. Ventra, "Experimental demonstration of associative memory with memristive neural networks," Neural Netw., vol. 23, no. 7, pp. 881-886, 2010.
66. J. J. Hopfield, "Neural networks and physical systems with emergent collective computational abilities,"Proc. Nat. Acad. Sci., vol. 79, no. 8, pp. 2554-2558, 1982.
67. B. Kosko, "Bidirectional associative memories," IEEE Trans. Syst. Man Cybern., vol. SMC-18, no. 1, pp. 49-60, 1988.
68. S. K. Pal and S. Mitra, "Multilayer perceptron, fuzzy sets, classification,"IEEE Trans. Neural Netw., vol. 3, no. 5, pp. 683-697, Sep. 1992.
69. L. O. Chua and T. Roska, Cellular Neural Networks and Visual Computing: Foundations and Applications. Cambridge, U.K.: Cambridge Univ. Press, 2002.
70. S. Song, K. D. Miller, and L. F. Abbott, "Competitive Hebbian learning through spike-timing-dependent synaptic plasticity,"Nature Neurosci., vol. 3, no. 9, pp. 919-926, 2000.
71. S. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, and H.-S. Wong, "An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation,"IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2729-2737, Aug. 2011.
72. S. H. Jo et al., "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010.
73. M. Suri et al., "Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction," in Proc. IEEE Int. Electron Devices Meeting, 2011, DOI: 10.1109/IEDM.2011.6131488.
74. J. P. Wade and C. G. Sodini, "A ternary content addressable search engine,"IEEE J. Solid-State Circuits, vol. 24, no. 4, pp. 1003-1013, Apr. 1989.
75. C.-Y. Lee and R.-Y. Yang, "High-throughput data compressor designs using content addressable memory," Inst. Electr. Eng. Proc. - Circuits Devices Syst., vol. 142, no. 1, pp. 69-73, 1995.
76. S. Jones, "100 mbit/s adaptive data compressor design using selectively shiftable content-addressable memory,"Inst. Electr. Eng. Proc. - Circuits Devices Syst., vol. 139, no. 4, pp. 498-502, 1992.
77. K. Eshraghian, "Memristormos content addressable memory (MCAM): Hybrid architecture for future high performance search engines," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 8, pp. 1407-1417, Aug. 2011.
78. th Annu. IEEE/ACM Int. Symp. Microarchitect., 2011, pp. 339-350.
79. W. Webber, A. Moffat, and J. Zobel, "A similarity measure for indefinite rankings," ACM Trans. Inf. Syst., vol. 28, no. 4, p. 20, 2010.
80. M. F. Porter, "An algorithm for suffix stripping," Program, Electron. Library Inf. Syst., vol. 14, no. 3, pp. 130-137, 1980.
81. rd Int. IEEE/EMBS Conf. Neural Eng., 2007, pp. 666-669.
82. th Annu. Int. Conf. Eng. Med. Biol. Soc., 2008, pp. 38-41.
83. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey,"IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 712-727, Mar. 2006.
84. M. Herlihy and J. E. B. Moss, "Transactional memory: Architectural support for lock-free data structures,"ACM SIGARCH Comput. Architect. News, vol. 21, no. 2, pp. 289-300, 1993.
85. th Int. Parallel Distrib. Process. Symp., May 2012, pp. 131-143.
86. L. Dalessandro et al., "Hybrid NOREC: A case study in the effectiveness of best effort hardware transactional memory," ACM SIGPLAN Notices, vol. 46, no. 3, pp. 39-52, 2011.
87. rd Int. Conf. Parallel Architect. Compilat., 2014, pp. 187-200.
88. E. Mirsky and A. DeHon, "Matrix: A reconfigurable computing architecture with configurable instruction distribution and deployable resources," in Proc. IEEE Symp. FPGAs Custom Comput. Mach., 1996, pp. 157-166.
89. H. Singh et al., "Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications," IEEE Trans. Comput., vol. 49, no. 5, pp. 465-481, May 2000.
90. th IEEE Conf. Nanotechnol., Jul. 2009, pp. 880-883.
91. S. A. Guccione, D. Levi, and D. Downs, "A reconfigurable content addressable memory," in Proc. Int. Parallel Distrib. Process. Symp., 2000, pp. 882-889.
92. J. M. Ditmar, "A dynamically reconfigurable FPGA-based content addressable memory for IP characterization," M.S. thesis, KTH/Royal Inst. Technol., Stockholm, Sweden, 2000.
93. A. R. Trivedi, S. Datta, and S. Mukhopadhyay, "Application of silicon-germanium source tunnel-FET to enable ultralow power cellular neural network-based associative memory," IEEE Trans. Electron Devices, vol. 61, no. 11, pp. 3707-3715, Nov. 2014.
94. H. Hajimiri et al., "Content-aware encoding for improving energy efficiency in resistive random access memory," in Proc. IEEE/ACM Int. Symp. Nanoscale Architect., 2013, pp. 76-81.
95. S. Narasimhan, "Ultralow-power and robust implantable neural interfaces: An algorithm-architecture-circuit co-design approach," Ph.D. dissertation, Dept. Electr. Eng. Comput. Sci., Case Western Reserve Univ., Cleveland, OH, USA, 2012.