Self-referenced sense amplifier for across-chip-variation immune sensing in high-performance Content-Addressable Memories

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 453-456

  Arsovski, Igor ^a   Wistort, Reid ^a  

^a IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEARCH ACCESS TIME; SELF REFERENCED SENSING SCHEME (SRSS); TIMING UNCERTAINTY;

ASSOCIATIVE STORAGE; CHIP SCALE PACKAGES; DATA ACQUISITION; UNCERTAINTY ANALYSIS;

AMPLIFIERS (ELECTRONIC);

EID: 39049170058     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320819     Document Type: Conference Paper

References (7)

1. H. Masuda, S. Okawa, M. Aoki "Approach for physical design in sub-100 nm era," ISCAS 2005, Vol. 6, pp. 5934-5937.
2. P.S. Zuchowski, P.A. Habitz, J.D. Hayes, and J.H. Oppold, "Process and environmental variation: impacts on ASIC timing," ICCAD-2004, pp. 336-342
3. P. Lin and J. Kuo,"A 1-V 128-kb Four-Set-Associative CMOS Cache Memory Using Wordline-Qriented Tag Compare(WLOTC) Structure with Content-Addressable Memory (CAM) 10-Transistor Tag Cell," IEEE JSSC, Vol. 36, No. 4, pp. 666-676, Apr.2001.
4. I. Arsovski, T. Chandler, A. Sheikholeslami,"A Ternary Content-Addressable Memory (TCAM) Based on 4T Static Storage and Including a Current-Race Sensing Scheme," IEEE JSSC, Jan, 2003.
5. C. A. Zukowski and S.-Y. Wang, "Power reduction in large fan-in CMOS gates in logic arrays using selective precharge," Great Lakes Symposium on VLSI, 1997, pp. 83-87
6. H. Miyatake, M. Tanaka, and Y. Mori, "A design for high-speed low-power CMOS fully parallel content-addressable memory macros," IEEE JSSC, Vol 36, No, 6, pp. 956-968, June 2001.
7. M. McLeod, O, Wager, and A. Vogel. "A new method for improved delay characterization of VLSI logic," European Solid State Circuit Conference, September 1982