Bitwise optimised cam for network intrusion detection systems

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 444-449

  Yusuf, Sherif ^a   Luk, Wayne ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN EXPRESSION; INTRUSION DETECTION SYSTEM; LOGIC OPTIMISATIONS; MEMORY STRUCTURE;

BOOLEAN ALGEBRA; DATA STORAGE EQUIPMENT; OPTIMIZATION; PATTERN MATCHING; SIGNAL DETECTION;

COMPUTER HARDWARE;

EID: 33746900094     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515762     Document Type: Conference Paper

References (14)

1. Snort, "The Open Source Network Intrusion Detection System," 2004, www.snort.org.
2. S. Hazelhurst, A. Fatti, and A. Henwood, "Binary Decision Diagram Representations of Firewall and Router Access Lists," University of the Witwatersrand, Johannesburg, South Africa, Tech. Rep., 1998.
3. R. Sinnappan and S. Hazelhurst, "A Reconfigurable Approach to Packet Filtering," in Field Programmable Logic and Applications, Aug. 2001, pp. 638-642.
4. J. Ditmar, K. Torkelsson, and A. Jantsch, "A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for Internet Protocol Characterization," in Field Programmable Logic and Applications, Aug. 2000, pp. 19-28.
5. P. B. James-Roxby and D. J. Downs, "An Efficient Content-Addressable Memory Implementation Using Dynamic Routing," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2001, pp. 638-642.
6. J. Lind-Nielsen, "BuDDy: Binary Decision Diagram Package Release 2.0," IT-University of Copenhagen (ITU), Tech. Rep., 2001.
7. Z. K. Baker and V. K. Prasanna, "Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs," in Field Programmable Logic and Applications, Aug. 2004, pp. 311-321.
8. C. R. Clark and D. E. Schimmel, "Scalable Pattern Matching for High Speed Networks," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2004, pp. 249-257.
9. R. Franklin, D. Carver, and B. L. Hutchings, "Assisting network intrusion detection with reconfigurable hardware," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2002, pp. 404-413.
10. R. Sidhu and V. K. Prasanna, "Fast Regular Expression Matching Using FPGAs," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2001.
11. J. Moscola, J. Lockwood, R. P. Loui, and M. Pachos, "Implementation of a Content-Scanning Module for an Internet Firewall," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2003.
12. Y. H. Cho and W. H. Mangione-Smith, "Deep Packet Filter with Dedicated Logic and Read Only Memories," in Field Programmable Logic and Applications, Aug. 2004, pp. 125-134.
13. M. Gokhale, D. Dubois, A. Dubois, M. Boorman, S. Poole, and V. Hogsett, "Granidt: Towards Gigabit Rate Network Intrusion Detection Technology," in Field Programmable Logic and Applications, Sept. 2002, pp. 404-413.
14. I. Sourdis and D. Pnevmatikatos, "Pre-decoded CAMs for Efficient and High-Speed NIDS Pattern Matching," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2004, pp. 258-267.