Scaling distributed cache hierarchies through computation and data co-scheduling

2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015

Volumn , Issue , 2015, Pages 538-550

  Beckmann, Nathan ^a   Tsai, Po An ^a   Sanchez, Daniel ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

cache; NUCA; partitioning; thread scheduling

Indexed keywords

SCHEDULING;

CACHE; CACHE HIERARCHIES; DISTRIBUTED CACHE; MONITORING HARDWARE; NUCA; PARTITIONING; SPACE ALLOCATION; THREAD SCHEDULING;

COMPUTER ARCHITECTURE;

EID: 84934297423     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2015.7056061     Document Type: Conference Paper

References (64)

1. A. Alameldeen and D. Wood, "IPC considered harmful for multiprocessor workloads," IEEE Micro, vol. 26, no. 4, 2006.
2. B. Beckmann, M. Marty, and D. Wood, "ASR: Adaptive selective replication for CMP caches," in Proc. MICRO-39, 2006.
3. B. Beckmann and D. Wood, "Managing wire delay in large chipmultiprocessor caches," in Proc. MICRO-37, 2004.
4. N. Beckmann and D. Sanchez, "Jigsaw: Scalable Software-Defined Caches," in Proc. PACT-22, 2013.
5. N. Beckmann and D. Sanchez, "Talus: A Simple Way to Remove Cliffs in Cache Performance," in Proc. HPCA-21, 2015.
6. S. Bell, B. Edwards, J. Amann et al., "TILE64 processor: A 64-core SoC with mesh interconnect," in Proc. ISSCC, 2008.
7. S. Blagodurov, S. Zhuravlev, M. Dashti, and A. Fedorova, "A case for NUMA-aware contention management on multicore systems," in Proc. USENIX ATC, 2011.
8. J. Chang and G. Sohi, "Cooperative caching for chip multiprocessors," in Proc. ISCA-33, 2006.
9. D. Chiou, P. Jain, L. Rudolph, and S. Devadas, "Application-specific memory management for embedded systems using software-controlled caches," in Proc. DAC-37, 2000.
10. Z. Chishti, M. Powell, and T. Vijaykumar, "Optimizing replication, communication, and capacity allocation in cmps," in ISCA-32, 2005.
11. S. Cho and L. Jin, "Managing distributed, shared L2 caches through OS-level page allocation," in Proc. MICRO-39, 2006.
12. H. Cook, M. Moreto, S. Bird et al., "A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness," in ISCA-40, 2013.
13. W. J. Dally, "GPU Computing: To Exascale and Beyond," in SC Plenary Talk, 2010.
14. R. Das, R. Ausavarungnirun, O. Mutlu et al., "Application-to-core mapping policies to reduce memory system interference in multi-core systems," in Proc. HPCA-19, 2013.
15. M. Dashti, A. Fedorova, J. Funston et al., "Traffic management: a holistic approach to memory placement on NUMA systems," in Proc. ASPLOS-18, 2013.
16. J. Dean and L. Barroso, "The Tail at Scale," CACM, vol. 56, 2013.
17. H. Esmaeilzadeh, E. Blem, R. St Amant et al., "Dark Silicon and The End of Multicore Scaling," in Proc. ISCA-38, 2011.
18. F. Guo, Y. Solihin, L. Zhao, and R. Iyer, "A framework for providing quality of service in chip multi-processors," in Proc. MICRO-40, 2007.
19. Gurobi, "Gurobi optimizer reference manual version 5. 6," 2013.
20. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, "Reactive NUCA: near-optimal block placement and replication in distributed caches," in Proc. ISCA-36, 2009.
21. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, "Toward dark silicon in servers," IEEE Micro, vol. 31, no. 4, 2011.
22. N. Hardavellas, I. Pandis, R. Johnson, and N. Mancheril, "Database Servers on Chip Multiprocessors: Limitations and Opportunities," in Proc. CIDR, 2007.
23. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantita-tive Approach (5th ed.). Morgan Kaufmann, 2011.
24. H. J. Herrmann, "Geometrical cluster growth models and kinetic gelation," Physics Reports, vol. 136, no. 3, pp. 153-224, 1986.
25. M. D. Hill and M. R. Marty, "Amdahl's Law in the Multicore Era," Computer, vol. 41, no. 7, 2008.
26. A. Hilton, N. Eswaran, and A. Roth, "FIESTA: A sample-balanced multi-program workload methodology," in Proc. MoBS, 2009.
27. Intel, "Knights Landing: Next Generation Intel Xeon Phi," in SC Presentation, 2013.
28. J. Jaehyuk Huh, C. Changkyu Kim, H. Shafi et al., "A NUCA substrate for flexible CMP cache sharing," IEEE Trans. Par. Dist. Sys., vol. 18, no. 8, 2007.
29. A. Jaleel, H. H. Najaf-Abadi, S. Subramaniam et al., "CRUISE: Cache replacement and utility-aware scheduling," in Proc. ASPLOS, 2012.
30. D. Kanter, "Silvermont, Intels Low Power Architecture," 2013. [Online]. Available: http://www. realworldtech. com/silvermont/
31. G. Karypis and V. Kumar, "A fast and high quality multilevel scheme for partitioning irregular graphs," SIAM J. Sci. Comput., vol. 20, 1998.
32. H. Kasture and D. Sanchez, "Ubik: Efficient Cache Sharing with Strict QoS for Latency-Critical Workloads," in Proc. ASPLOS-19, 2014.
33. R. Kessler, M. Hill, and D. Wood, "A comparison of trace-sampling techniques for multi-megabyte caches," IEEE T. Comput., vol. 43, 1994.
34. C. Kim, D. Burger, and S. Keckler, "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches," in ASPLOS, 2002.
35. N. Kurd, S. Bhamidipati, C. Mozak et al., "Westmere: A family of 32nm IA processors," in Proc. ISSCC, 2010.
36. H. Lee, S. Cho, and B. R. Childers, "CloudCache: Expanding and shrinking private caches," in Proc. HPCA-17, 2011.
37. S. Li, J. H. Ahn, R. Strong et al., "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures," in MICRO-42, 2009.
38. J. Lin, Q. Lu, X. Ding et al., "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in Proc. HPCA-14, 2008.
39. Z. Majo and T. R. Gross, "Memory system performance in a NUMA multicore multiprocessor," in Proc. ISMM, 2011.
40. R. Manikantan, K. Rajan, and R. Govindarajan, "Probabilistic shared cache management (PriSM)," in Proc. ISCA-39, 2012.
41. M. Marty and M. Hill, "Virtual hierarchies to support server consolidation," in Proc. ISCA-34, 2007.
42. J. Merino, V. Puente, and J. Gregorio, "ESP-NUCA: A low-cost adaptive non-uniform cache architecture," in Proc. HPCA-16, 2010.
43. Micron, "1. 35V DDR3L power calculator (4Gb x16 chips)," 2013.
44. M. Moreto, F. J. Cazorla, A. Ramirez et al., "FlexDCP: A QoS framework for CMP architectures," ACM SIGOPS Operating Systems Review, vol. 43, no. 2, 2009.
45. T. Nowatzki, M. Tarm, L. Carli et al., "A general constraint-centric scheduling framework for spatial architectures," in Proc. PLDI-34, 2013.
46. J. Ousterhout, P. Agrawal, D. Erickson et al., "The case for RAMClouds: scalable high-performance storage entirely in DRAM," ACM SIGOPS Operating Systems Review, vol. 43, no. 4, 2010.
47. D. Page, "Partitioned cache architecture as a side-channel defence mechanism," IACR Cryptology ePrint archive, no. 2005/280, 2005.
48. P. N. Parakh, R. B. Brown, and K. A. Sakallah, "Congestion driven quadratic placement," in Proc. DAC-35, 1998.
49. J. Park and W. Dally, "Buffer-space efficient and deadlock-free scheduling of stream applications on multi-core architectures," in Proc. SPAA-22, 2010.
50. F. Pellegrini and J. Roman, "SCOTCH: A software package for static mapping by dual recursive bipartitioning of process and architecture graphs," in Proc. HPCN, 1996.
51. M. Qureshi, "Adaptive Spill-Receive for Robust High-Performance Caching in CMPs," in Proc. HPCA-10, 2009.
52. M. Qureshi and Y. Patt, "Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches," in Proc. MICRO-39, 2006.
53. D. Sanchez and C. Kozyrakis, "Vantage: Scalable and Efficient Fine-Grain Cache Partitioning," in Proc. ISCA-38, 2011.
54. D. Sanchez and C. Kozyrakis, "ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core Systems," in ISCA-40, 2013.
55. A. Snavely and D. M. Tullsen, "Symbiotic jobscheduling for a simultaneous multithreading processor," in Proc. ASPLOS-8, 2000.
56. D. Tam, R. Azimi, L. Soares, and M. Stumm, "Managing shared L2 caches on multicore systems in software," in WIOSCA, 2007.
57. D. Tam, R. Azimi, and M. Stumm, "Thread clustering: sharing-aware scheduling on smp-cmp-smt multiprocessors," in Proc. Eurosys, 2007.
58. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi, "CACTI 5. 1," HP Labs, Tech. Rep. HPL-2008-20, 2008.
59. A. Tumanov, J. Wise, O. Mutlu, and G. R. Ganger, "Asymmetry-aware execution placement on manycore chips," in SFMA-3, 2013.
60. B. Verghese, S. Devine, A. Gupta, and M. Rosenblum, "Operating system support for improving data locality on CC-NUMA compute servers," in Proc. ASPLOS, 1996.
61. D. Wong, H. W. Leong, and C. L. Liu, Simulated annealing for VLSI design. Kluwer Academic Publishers, 1988.
62. C. Wu and M. Martonosi, "A Comparison of Capacity Management Schemes for Shared CMP Caches," in WDDD-7, 2008.
63. M. Zhang and K. Asanovic, "Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors," in ISCA, 2005.
64. S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing shared resource contention in multicore processors via scheduling," in Proc. ASPLOS, 2010