Cooperative caching for chip multiprocessors

Proceedings - International Symposium on Computer Architecture

Volumn 2006, Issue , 2006, Pages 264-275

  Jichuan, Chang ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AGGREGATE CACHE; AGGREGATE ON CHIP CACHE RESOURCES; CHIP MULTIPROCESSORS; COOPERATIVE CACHING;

BUFFER STORAGE; DATA REDUCTION; DATA TRANSFER; MICROPROCESSOR CHIPS; MULTIPROGRAMMING; PROGRAM PROCESSORS;

MULTIPROCESSING SYSTEMS;

EID: 33845903561     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2006.17     Document Type: Conference Paper

References (35)

1. A. R. Alameldeen, M. M. K. Martin, C. J. Mauer, K. E. Moore, M. Xu, D. J. Sorin, M. D. Hill, and D. A. Wood. Simulating a $2M commercial server on a $2K PC. IEEE Computer, 36(2):50-57, Feb. 2003.
2. J. K. Archibald. A cache coherence approach for large multiprocessor systems. In the 2nd ICS, pages 337-345, 1988.
3. V. Aslot, M. J. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and B. Parady. SPECOMP: A new benchmark suite for measuring parallel computer performance. In the International Workshop on OpenMP Applications and Tools, pages 1-10, 2001.
4. J.-L. Baer and W.-H. Wang. On the inclusion properties for multi-level cache hierarchies. In the 15th ISCA, pages 73-80, 1988.
5. L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A scalable architecture based on single-chip multiprocessing. In the 27th ISCA, pages 282-293, June 2000.
6. B. M. Beckmann and D. A. Wood. Managing wire delay in large chip-multiprocessor caches. In the 37th MICRO, pages 319-330, Dec. 2004.
7. Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Distance associativity for high-performance energy-efficient non-uniform cache architectures. In the 36th MICRO, pages 55-66, Dec 2003.
8. Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Optimizing replication, communication and capacity allocation in CMPs. In the 32th ISCA, pages 357-368, June 2005.
9. M. Dahlin, R. Wang, T. E. Anderson, and D. A. Patterson. Cooperative caching: Using remote client memory to improve file system performance. In the 1st OSDI, pages 267-280, Nov 1994.
10. L. Fan, P. Cao, J. Almeida, and A. Z. Broder. Summary cache: a scalable wide-area web cache sharing protocol. IEEE Transactions on Networking, 8(3):281-293, 2000.
11. M. J. Feeley, W. E. Morgan, E. P. Pighin, A. R. Karlin, H. M. Levy, and C. A. Thekkath. Implementing global memory management in a workstation cluster. In the 15th SOSP, pages 201-212, Dec 1995.
12. E. Hagersten, A. Landin, and S. Haridi. DDM: A cache-only memory architecture. IEEE Computer, 25(9):44-54, 1992.
13. S. Harris. Synergistic Caching in Single-Chip Multiprocessors. PhD thesis, Stanford University, 2005.
14. J. Huh, D. Burger, and S. W. Keckler. Exploring the design space of future CMPs. In the 2001 International Conference on Parallel Architectures and Compilation Techniques, pages 199-210, Sep 2001.
15. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S. W. Keckler. A NUCA substrate for flexible CMP cache sharing. In the 19th ICS, pages 31-40, June 2005.
16. R. Iyer. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In the 18th ICS, pages 257-266, June 2004.
17. C. Kim, D. Burger, and S. W. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In ASPLOS-X, pages 211-222, Oct, 2002.
18. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In the 13th International Conference on Parallel Architecture and Compilation Techniques, 2004.
19. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, 25(2):21-29, 2005.
20. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for CMPs. In HPCA-10, pages 176-185, Feb. 2004.
21. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, Feb 2002.
22. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News, 2005.
23. M. M. K. Martin, M. D. Hill, and D. A. Wood. Token coherence: Decoupling performance and correctness. In the 30th ISCA, pages 182-193, June 2003.
24. M. R. Marty, J. D. Bingham, M. D. Hill, A. J. Hu, M. M. K. Martin, and D. A. Wood. Improving multiple-CMP systems using token coherence. In HPCA-11, pages 328-339, Feb 2005.
25. A. K. Nanda, A.-T. Nguyen, M. M. Michael, and D. J. Joseph. High-throughput coherence control and hardware messaging m Everest. IBM Journal of Research and Development, 45(2), 2001.
26. B. A. Nayfeh, L. Hammond, and K. Olukotun. Evaluation of design alternatives for a multiprocessor microprocessor. In the 23rd ISCA, pages 67-77, May 1996.
27. A. K. Osowski and D. J. Lilja. MinneSPEC: A new spec benchmark workload for simulation-based computer architecture research. Computer Architecture Letters, June 2002.
28. M. S. Papamarcos and J. H. Patel. A low-overhead coherence solution for multiprocessors with private cache memories. In the 11th ISCA, pages 348-354, 1984.
29. M. K. Qureshi, D. Thompson, and Y. N. Patt. The V-way cache: Demand based associativity via global replacement. In the 32nd ISCA, pages 544-555, June 2005.
30. A. Saulsbury, T. Wilkinson, J. Carter, and A. Landin. An argument for simple COMA. In HPCA 1, pages 276-285, Jan, 1995.
31. M. Takahashi, H. Takano, E. Kaneko, and S. Suzuki. A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor. In HPCA 2, pages 314-322, Feb 1996.
32. J. M. Tendler, J. S. Dodson, J. S. F. Jr., H. Le, and B. Sinharoy. IBM Power4 system microarchitecture. IBM Journal of Research and Development, 46(1):5-26, 2002.
33. B. Verghese, A. Gupta, and M. Rosenblum. Performance isolation: Sharing and isolation in shared-memory multiprocessors. In ASPLOS-VIII, pages 181-192, Oct, 1998.
34. T. Y. Yeh and G. Reinman. Fast and fair: data-stream quality of service. In CASES'05, pages 237-248, Sep 2005.
35. M. Zhang and K. Asanovic. Victim replication: Maximizing capacity while hiding wire delay in tiled CMPs. In the 32th ISCA, pages 336-345, June 2005.