A NUCA substrate for flexible CMP cache sharing

IEEE Transactions on Parallel and Distributed Systems

Volumn 18, Issue 8, 2007, Pages 1028-1040

  Huh, Jaehyuk ^a   Kim, Changkyu ^b   Shafi, Hazim ^c   Zhang, Lixin ^d   Burger, Doug ^b   Keckler, Stephen W ^b  

^a ADVANCED MICRO DEVICES   (United States)

^b University of Texas at Austin   (United States)

^c MICROSOFT   (United States)

^d IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

Adaptable architectures; Cache memories; Multiprocessor systems

Indexed keywords

BUFFER STORAGE; EMBEDDED SYSTEMS; INTERCONNECTION NETWORKS; NETWORK ARCHITECTURE; PARALLEL PROCESSING SYSTEMS;

ADAPTABLE ARCHITECTURES; NONUNIFORM CACHE ARCHITECTURE;

MICROPROCESSOR CHIPS;

EID: 34548225417     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2007.1091     Document Type: Article

References (29)

1. V. Agarwal, S.W. Keckler, and D. Burger, "The Effect of Technology Scaling on Microarchitecture Structures," Technical Report TR-00-02, Dept. of Computer Sciences, Univ. of Texas at Austin, May 2001.
2. J.-L. Baer and T.-F. Chen, "Effective Hardware-Based Data Prefetching for High-Performance Processors," IEEE Trans. Computer, vol. 44, no. 5, pp. 609-623, 1995.
3. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese, "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing," Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA '00), pp. 282-293, June 2000.
4. B.M. Beckmann and D.A. Wood, "Managing Wire Delay in Large Chip-Multiprocessor Caches," Proc. 37th Int'l Symp. Microarchitecture (MICRO-37), Dec. 2004.
5. J. Chang and G.S. Sohi, "Cooperative Caching for Chip Multiprocessors," Proc. 33rd Ann. Int'l Symp. Computer Architecture (ISCA '06), pp. 264-276, June 2006.
6. Z. Chishti, M. Powell, and T.N. Vijaykumar, "Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures," Proc. 36th Ann. Int'l Symp. Microarchitecture (MICRO-36), pp. 55-66, Dec. 2003.
7. Z. Chishti, M.D. Powell, and T.N. Vijaykumar, "Optimizing Replication, Communication, and Capacity Allocation in CMPs," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA '05), June 2005.
8. P. Gratz, C. Kim, R. McDonald, S.W. Keckler, and D. Burger, "Implementation and Evaluation of On-Chip Network Architectures," Proc. 24th IEEE Int'l Conf. Computer Design (ICCD '06), 2006.
9. L. Hammond, B.A. Hubbert, M. Siu, M.K. Prabhu, M. Chen, and K. Olukotun, "The Stanford Hydra CMP," IEEE Micro, pp. 71-84, Dec. 2000.
10. J. Huh, "Hardware Techniques to Reduce Communication Costs in Multiprocessors," PhD dissertation, 2006.
11. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S.W. Keckler, "A NUCA Substrate for Flexible CMP Cache Sharing," Proc. 19th ACM Int'l Conf. Supercomputing (ICS '05), pp. 31-40, June 2005.
12. R. Iyer, "CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms," Proc. 18th Ann. Int'l Conf. Supercomputing (ICS '04 , pp. 257-266, 2004.
13. N.P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers," Proc. 17th Ann. Int'l Symp. Computer Architecture (ISCA '90), pp. 364-373, June 1990.
14. R. Kalla, B. Sinharoy, and J.M. Tendler, "IBM Power5 Chip: A Dual-Core Multithreaded Processor," IEEE Micro, vol. 24, no. 2, Mar./Apr. 2004.
15. R. Kessler, R. Jooss, A. Lebeck, and M. Hill, "Inexpensive Implementations of Set-Associativity," Proc. 16th Ann. Int'l Symp. Computer Architecture (ISCA '89), pp. 131-139, May 1989.
16. C. Kim, D. Burger, and S.W. Keckler, "An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS '02), pp. 211-222, Oct. 2002.
17. S. Kim, D. Chandra, and Y. Solihin, "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture," Proc. 13th Int'l Conf. Parallel Architecture and Compilation Techniques (PACT '04 pp. 111-122, 2004.
18. C. Liu, A. Sivasubramaniam, and M. Kandemir, "Organizing the Last Line of Defense Before Hitting the Memory Wall for CMPS," Proc. 10th Int'l Symp. High-Performance Computer Architecture (HPCA '04), Feb. 2004.
19. B.A. Nayfeh, L. Hammond, and K. Olukotun, "Evaluation of Design Alternatives for a Multiprocessor Microprocessor," Proc. 23rd Ann. Int'l Symp. Computer Architecture (ISCA '96), pp. 67-77, May 1996.
20. B.A. Nayfeh, K. Olukotun, and J.P. Singh, "The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors," Proc. Second IEEE Symp. High-Performance Computer Architecture (HPCA '04), p. 74, 1996.
21. K. Sankaralingam, R. Nagarajan, R. McDonald, R. Desikan, S. Drolia, M.S.S. Govindan, P. Gratz, D. Gulati, H. Hanson, C. Kim, H. Liu, N. Ranganathan, S. Sethmadhavan, S. Sharif, P. Shivakumar, S.W. Keckler, and D. Burger, "Distributed Microarchitectural Protocols in the TRIPS Prototype Processor," Proc. 39th Int'l Symp. Microarchitecture (MICRO-39), Dec. 2006.
22. G. Sohi and M. Franklin, "High-Performance Data Memory Systems for Superscalar Processors," Proc. Fourth Symp. Architectural Support for Programming Languages and Operating Systems (ASPLOS '91), pp. 53-62, Apr. 1991.
23. E. Speight, H. Shafi, L. Zhang, and R. Rajamony, "Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA '05), June 2005.
24. G.E. Suh, S. Devadas, and L. Rudolph, "A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning," Proc. Eighth Int'l Symp. High-Performance Computer Architecture (HPCA '02), Feb. 2002.
25. G.E. Suh, L. Rudolph, and S. Devadas, "Dynamic Partitioning of Shared Cache Memory," J. Supercomputing, vol. 28, no. 1, pp. 7-26, 2004.
26. D. Tarjan, S. Thoziyoor, and N. Jouppi, "CACTI 4.0," Technical Report HPL-2006-86, Hewlett-Packard Laboratories, 2006.
27. J.M. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy, "Power4 System Microarchitecture," IBM J. Research and Development, vol. 46, no. 1, 2002.
28. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. 22nd Ann. Int'l Symp. Computer Architecture (ISCA '95), pp. 24-36, June 1995.
29. M. Zhang and K. Asanovic, "Victim Replication: Maximizing Capacity While Hiding Wire Delay in Tiled Chip Multiprocessors," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA '05), pp. 336-345, June 2005.