Jigsaw: Scalable software-defined caches

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2013, Pages 213-224

  Beckmann, Nathan ^a   Sanchez, Daniel ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

cache; isolation; memory; NUCA; partitioning

Indexed keywords

ACCESS LATENCY; CACHE; CACHE PARTITIONING; FUNDAMENTAL LIMITATIONS; ISOLATION; LAST-LEVEL CACHES; NUCA; PARTITIONING;

DATA STORAGE EQUIPMENT; PARALLEL ARCHITECTURES;

INTERFERENCE SUPPRESSION;

EID: 84887440618     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2013.6618818     Document Type: Conference Paper

References (46)

1. A. Alameldeen and D. Wood, "IPC considered harmful for multiprocessor workloads," IEEE Micro, vol. 26, no. 4, 2006.
2. B. Beckmann, M. Marty, and D. Wood, "ASR: Adaptive selective replication for CMP caches," in Proc. MICRO-39, 2006.
3. B. Beckmann and D. Wood, "Managing wire delay in large chipmultiprocessor caches," in Proc. MICRO-37, 2004.
4. N. Beckmann and D. Sanchez, "Jigsaw: Scalable Software-Defined Caches," MIT CSAIL, Tech. Rep., 2013.
5. C. Bienia et al., "The PARSEC benchmark suite: Characterization and architectural implications," in Proc. PACT-17, 2008.
6. S. Bird and B. Smith, "PACORA: Performance aware convex optimization for resource allocation," in Proc. HotPar-3, 2011.
7. J. L. Carter and M. N. Wegman, "Universal classes of hash functions (extended abstract)," in Proc. STOC-9, 1977.
8. J. Chang and G. Sohi, "Cooperative caching for chip multiprocessors," in Proc. ISCA-33, 2006.
9. D. Chiou et al., "Application-specific memory management for embedded systems using software-controlled caches," in Proc. DAC-37, 2000.
10. Z. Chishti, M. Powell, and T. Vijaykumar, "Optimizing replication, communication, and capacity allocation in cmps," in ISCA-32, 2005.
11. S. Cho and L. Jin, "Managing distributed, shared L2 caches through OS-level page allocation," in Proc. MICRO-39, 2006.
12. H. Dybdahl and P. Stenstrom, "An adaptive shared/private nuca cache partitioning scheme for chip multiprocessors," in Proc. HPCA-13, 2007.
13. G. Gerosa et al., "A sub-1w to 2w low-power processor for mobile internet devices and ultra-mobile PCs in 45nm hi-k metal gate CMOS," in ISSCC, 2008.
14. N. Hardavellas et al., "Reactive NUCA: near-optimal block placement and replication in distributed caches," in Proc. ISCA-36, 2009.
15. E. Herrero, J. González, and R. Canal, "Distributed Cooperative Caching," in Proc. PACT-17, 2008.
16. E. Herrero, J. González, and R. Canal, "Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors," in Proc. ISCA-37, 2010.
17. A. Hilton, N. Eswaran, and A. Roth, "FIESTA: A sample-balanced multiprogram workload methodology," in Proc. MoBS, 2009.
18. J. Jaehyuk Huh et al., "A NUCA substrate for flexible CMP cache sharing," IEEE Trans. Par. Dist. Sys., vol. 18, no. 8, 2007.
19. A. Jaleel, M. Mattina, and B. Jacob, "Last Level Cache (LLC) Performance of Data Mining Workloads On A CMP," in HPCA-12, 2006.
20. C. Kim, D. Burger, and S. Keckler, "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches," in ASPLOS-10, 2002.
21. N. Kurd et al., "Westmere: A family of 32nm IA processors," in ISSCC, 2010.
22. H. Lee, S. Cho, and B. R. Childers, "CloudCache: Expanding and shrinking private caches," in Proc. HPCA-17, 2011.
23. B. Li et al., "CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs," J. Par. Dist. Comp., vol. 71, no. 5, 2011.
24. S. Li et al., "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures," in MICRO-42, 2009.
25. J. Lin et al., "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in HPCA-14, 2008.
26. P. Lotfi-Kamran, B. Grot, and B. Falsafi, "NOC-Out: Microarchitecting a Scale-Out Processor," in Proc. MICRO-45, 2012.
27. C.-K. Luk et al., "Pin: building customized program analysis tools with dynamic instrumentation," in Proc. PLDI, 2005.
28. R. Manikantan, K. Rajan, and R. Govindarajan, "Probabilistic shared cache management (PriSM)," in Proc. ISCA-39, 2012.
29. M. Marty and M. Hill, "Virtual hierarchies to support server consolidation," in Proc. ISCA-34, 2007.
30. A. A. Melkman, "On-line construction of the convex hull of a simple polyline," Information Processing Letters, vol. 25, no. 1, 1987.
31. J. Merino, V. Puente, and J. Gregorio, "ESP-NUCA: A low-cost adaptive nonuniform cache architecture," in Proc. HPCA-16, 2010.
32. Micron, "1. 35V DDR3L power calculator (4Gb x16 chips)," 2013.
33. M. Qureshi, "Adaptive Spill-Receive for Robust High-Performance Caching in CMPs," in Proc. HPCA-10, 2009.
34. M. Qureshi and Y. Patt, "Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches," in Proc. MICRO-39, 2006.
35. P. Ranganathan, S. Adve, and N. Jouppi, "Reconfigurable caches and their application to media processing," in Proc. ISCA-27, 2000.
36. D. Sanchez and C. Kozyrakis, "The ZCache: Decoupling Ways and Associativity," in Proc. MICRO-43, 2010.
37. D. Sanchez and C. Kozyrakis, "Vantage: Scalable and Efficient Fine-Grain Cache Partitioning," in Proc. ISCA-38, 2011.
38. D. Sanchez and C. Kozyrakis, "ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core Systems," in Proc. ISCA-40, 2013.
39. A. Seznec, "A case for two-way skewed-associative caches," in ISCA-20, 1993.
40. A. Snavely and D. M. Tullsen, "Symbiotic jobscheduling for a simultaneous multithreading processor," in Proc. ASPLOS-8, 2000.
41. S. Srikantaiah, M. Kandemir, and Q. Wang, "SHARP control: Controlled shared cache management in chip multiprocessors," in MICRO-42, 2009.
42. D. Tam et al., "Managing shared l2 caches on multicore systems in software," in WIOSCA, 2007.
43. K. Varadarajan et al., "Molecular caches: A caching structure for dynamic creation of app-specific heterogeneous cache regions," in MICRO-39, 2006.
44. C. Wu and M. Martonosi, "A Comparison of Capacity Management Schemes for Shared CMP Caches," in WDDD-7, 2008.
45. Y. Xie and G. H. Loh, "PIPP: promotion/insertion pseudo-partitioning of multicore shared caches," in Proc. ISCA-36, 2009.
46. M. Zhang and K. Asanovic, "Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors," in ISCA-32, 2005.