메뉴 건너뛰기




Volumn , Issue , 2005, Pages 357-368

Optimizing replication, communication, and capacity allocation in CMPs

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; DATA PRIVACY; HIERARCHICAL SYSTEMS; OPTIMIZATION;

EID: 27544432313     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1080695.1070001     Document Type: Conference Paper
Times cited : (221)

References (31)
  • 1
    • 27544481926 scopus 로고    scopus 로고
    • Variability in architectural simulations of multi-threaded workloads
    • Feb.
    • A. R. Alameldeen and D. A. Wood. Variability in architectural simulations of multi-threaded workloads. In HPCA 9, pp 7-18, Feb. 2003.
    • (2003) HPCA , vol.9 , pp. 7-18
    • Alameldeen, A.R.1    Wood, D.A.2
  • 2
    • 27544480530 scopus 로고    scopus 로고
    • Experiences on implementing Parmacs macros to run the Splash-2 suite on multiprocessors
    • Department of Computer Architecture Universittat Politecnica de Catalunya, Jan.
    • E. Artiaga, X. Martorell, Y. Becerra, and N. Navarro. Experiences on implementing Parmacs macros to run the Splash-2 suite on multiprocessors. Technical Report UPC-DAC-1998-1, Department of Computer Architecture Universittat Politecnica de Catalunya, Jan. 1998.
    • (1998) Technical Report , vol.UPC-DAC-1998-1
    • Artiaga, E.1    Martorell, X.2    Becerra, Y.3    Navarro, N.4
  • 3
    • 0032090155 scopus 로고    scopus 로고
    • Generating representative web workloads for network and server performance evaluation
    • June
    • P. Barford and M. Crovella. Generating representative web workloads for network and server performance evaluation. In Measurement and Modeling of Computer Systems, pages 151-160, June 1998.
    • (1998) Measurement and Modeling of Computer Systems , pp. 151-160
    • Barford, P.1    Crovella, M.2
  • 5
    • 84944410327 scopus 로고    scopus 로고
    • TLC: Transmission line caches
    • Dec.
    • B. M. Beckmann and D. A. Wood. TLC: Transmission line caches. In MICRO 36, pages 43-54, Dec. 2003.
    • (2003) MICRO , vol.36 , pp. 43-54
    • Beckmann, B.M.1    Wood, D.A.2
  • 6
    • 21644472427 scopus 로고    scopus 로고
    • Managing wire delay in large chip-multiprocessor caches
    • Dec.
    • B. M. Beckmann and D. A. Wood. Managing wire delay in large chip-multiprocessor caches. In MICRO 37. pages 319-330, Dec. 2004.
    • (2004) MICRO , vol.37 , pp. 319-330
    • Beckmann, B.M.1    Wood, D.A.2
  • 7
    • 21244474546 scopus 로고    scopus 로고
    • Predicting the inter-thread cache contention on a chip multiprocessor architecture
    • Feb.
    • D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting the inter-thread cache contention on a chip multiprocessor architecture. In HPCA II. pages 340-351, Feb. 2005.
    • (2005) HPCA II , pp. 340-351
    • Chandra, D.1    Guo, F.2    Kim, S.3    Solihin, Y.4
  • 8
    • 84944411840 scopus 로고    scopus 로고
    • Distance associativity for high-performance energy-efficient non-uniform cache architectures
    • Dec.
    • Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Distance associativity for high-performance energy-efficient non-uniform cache architectures. In MICRO 36, pages 55-66, Dec. 2004.
    • (2004) MICRO , vol.36 , pp. 55-66
    • Chishti, Z.1    Powell, M.D.2    Vijaykumar, T.N.3
  • 10
    • 0029221752 scopus 로고
    • Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor
    • J. H. Edmondson and et al. Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor. Digital Technical Journal, 7(1), 1995.
    • (1995) Digital Technical Journal , vol.7 , Issue.1
    • Edmondson, J.H.1
  • 11
    • 0030704381 scopus 로고    scopus 로고
    • Reactive NUMA: A design for unifying S-COMA and CC-NUMA
    • June
    • B. Falsafi and D. A. Wood. Reactive NUMA: A design for unifying S-COMA and CC-NUMA. In the 24th ISCA, pages 229-240, June 1997.
    • (1997) The 24th ISCA , pp. 229-240
    • Falsafi, B.1    Wood, D.A.2
  • 12
    • 84861268094 scopus 로고    scopus 로고
    • S.Finnes. iseries.myseries, http://www-1.ibm.com/servers/uk/media/ iseries_skillbuilder/POWER5DeliverWith%outDisruption1.pdf, 2004.
    • (2004) Iseries.myseries
    • Finnes, S.1
  • 13
    • 0033723498 scopus 로고    scopus 로고
    • A fully associative software-man-aged cache design
    • June
    • E. G. Hallnor and S. K. Reinhardt. A fully associative software-man-aged cache design. In the 27th ISCA, pages 107-116, June 2000.
    • (2000) The 27th ISCA , pp. 107-116
    • Hallnor, E.G.1    Reinhardt, S.K.2
  • 14
    • 0036949388 scopus 로고    scopus 로고
    • An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches
    • Oct.
    • C. Kim, D. Burger, and S.W. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In ASPLOS X, pages 211-222, Oct. 2002.
    • (2002) ASPLOS X , pp. 211-222
    • Kim, C.1    Burger, D.2    Keckler, S.W.3
  • 15
    • 2342468635 scopus 로고    scopus 로고
    • Organizing the last line of defense before hitting the memory wall for CMPs
    • Feb.
    • C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for CMPs. In HPCA 10, pages 176-185, Feb. 2004.
    • (2004) HPCA , vol.10 , pp. 176-185
    • Liu, C.1    Sivasubramaniam, A.2    Kandemir, M.3
  • 17
    • 2342462856 scopus 로고    scopus 로고
    • Exploiting the cache capacity of a single-chip multi-core processor with execution migration
    • Feb.
    • P. Michaud. Exploiting the cache capacity of a single-chip multi-core processor with execution migration. In HPCA 10, pages 186-197, Feb. 2004.
    • (2004) HPCA , vol.10 , pp. 186-197
    • Michaud, P.1
  • 20
    • 84999594190 scopus 로고    scopus 로고
    • Open Source Development Labs. Open source development labs database test 2. http://www.osdl.org/lab_activiiies/kernel_testing/ osdl_database_test_suite/ o% sdl_dbt-2/.
    • Open Source Development Labs Database Test 2
  • 21
    • 0021160872 scopus 로고
    • A low overhead coherence solution for multiprocessors with private cache memories
    • M.Papamarcos and J. Patel. A low overhead coherence solution for multiprocessors with private cache memories. In the 11th ISCA 84, pages 348-354, 1984.
    • (1984) The 11th ISCA , vol.84 , pp. 348-354
    • Papamarcos, M.1    Patel, J.2
  • 22
    • 0003450887 scopus 로고    scopus 로고
    • Cacti 3.0: An integrated cache timing, power and area model
    • Compaq Computer Corporation, Aug.
    • P. Shivakumar and N. P. Jouppi. Cacti 3.0: An integrated cache timing, power and area model. Technical report, Compaq Computer Corporation, Aug. 2001.
    • (2001) Technical Report
    • Shivakumar, P.1    Jouppi, N.P.2
  • 24
    • 0026867251 scopus 로고
    • Comparative performance evaluation of cache-coherent NUMA and COMA architectures
    • P. Stenstrom, T. Joe, and A. Gupta. Comparative performance evaluation of cache-coherent NUMA and COMA architectures. In the 19th ISCA, pages 80-91, 1992.
    • (1992) The 19th ISCA , pp. 80-91
    • Stenstrom, P.1    Joe, T.2    Gupta, A.3
  • 25
    • 27544494814 scopus 로고    scopus 로고
    • Sun's 64-bit gemini chip
    • Aug.
    • Sun Microsystems. Sun's 64-bit gemini chip. Sunflash, 66(4), Aug. 2003.
    • (2003) Sunflash , vol.66 , Issue.4
  • 27
    • 84860049075 scopus 로고    scopus 로고
    • The Standard Performance Evaluation Corporation. Spec CPU2000 suite, http://www.specbench.org/osg/cpu2000/.
    • Spec CPU2000 Suite
  • 28
    • 0036858572 scopus 로고    scopus 로고
    • The on-chip 3-MB subarray-based third-level cache on an Itanium microprocessor
    • Nov.
    • D. Weiss, J. J. Wuu, and V. Chin. The on-chip 3-MB subarray-based third-level cache on an Itanium microprocessor. IEEE Journal of Solid-Stale Circuits, 37(11):1523-1529, Nov. 2002.
    • (2002) IEEE Journal of Solid-stale Circuits , vol.37 , Issue.11 , pp. 1523-1529
    • Weiss, D.1    Wuu, J.J.2    Chin, V.3
  • 29
    • 27544495726 scopus 로고    scopus 로고
    • Stressing linux with real-world workloads
    • July
    • M. Wong. Stressing linux with real-world workloads. In Linux Symposium, pages 495-504, July 2003.
    • (2003) Linux Symposium , pp. 495-504
    • Wong, M.1
  • 31
    • 0029179077 scopus 로고
    • The SPLASH-2 programs: Characterization and methodological considerations
    • July
    • S.C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In the 22nd ISCA, pages 24-36, July 1995.
    • (1995) The 22nd ISCA , pp. 24-36
    • Woo, S.C.1    Ohara, M.2    Torrie, E.3    Singh, J.P.4    Gupta, A.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.