메뉴 건너뛰기




Volumn 33, Issue 2, 2015, Pages

Fabrication and electrical performance of through silicon via interconnects filled with a copper/carbon nanotube composite

Author keywords

[No Author keywords available]

Indexed keywords

CARBON NANOTUBES; CHEMICAL VAPOR DEPOSITION; COPPER; ELECTRONICS PACKAGING; ELECTROPLATING; ELECTROPLATING SOLUTIONS; FABRICATION; INTEGRATED CIRCUIT MANUFACTURE; SILICON; SILICON WAFERS; THREE DIMENSIONAL INTEGRATED CIRCUITS; TUNGSTEN; YARN;

EID: 84923674188     PISSN: 21662746     EISSN: 21662754     Source Type: Journal    
DOI: 10.1116/1.4907417     Document Type: Article
Times cited : (49)

References (36)
  • 28
    • 84923697151 scopus 로고    scopus 로고
    • U.S. patent 5,501,893 A (26 March)
    • F. Laerme, U.S. patent 5,501,893 A (26 March 1996).
    • (1996)
    • Laerme, F.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.