-
1
-
-
0035121216
-
Smart dust: Communicating with a cubic-millimeter computer
-
B. Warneke, M. Last, B. Liebowitz, and K. Pister, "Smart dust: Communicating with a cubic-millimeter computer," Computer, vol. 34, no. 1, pp. 44-51, 2001.
-
(2001)
Computer
, vol.34
, Issue.1
, pp. 44-51
-
-
Warneke, B.1
Last, M.2
Liebowitz, B.3
Pister, K.4
-
2
-
-
39749197499
-
1-cc computer: Cross-layer integration with 3.4-nW/bps link, and 22-cm locationing
-
G. Ono, T. Nakagawa, R. Fujiwara, T. Norimatsu, T. Terada, M. Miyazaki, K. Suzuki, K. Yano, Y. Ogata, A. Maeki, S. Kobayashi, N. Koshizuka, and K. Sakamura, "1-cc computer: Cross-layer integration with 3.4-nW/bps link, and 22-cm locationing," in Symp. VLSI Circuits Dig., 2007, pp. 90-91.
-
(2007)
Symp. VLSI Circuits Dig
, pp. 90-91
-
-
Ono, G.1
Nakagawa, T.2
Fujiwara, R.3
Norimatsu, T.4
Terada, T.5
Miyazaki, M.6
Suzuki, K.7
Yano, K.8
Ogata, Y.9
Maeki, A.10
Kobayashi, S.11
Koshizuka, N.12
Sakamura, K.13
-
3
-
-
0034247925
-
Initial investigations on systems for measuring intraocular pressure
-
U. Schnakenberg, P. Walter, G. vom Bogel, C. Kruger, H. C. Ludtke-Handjery, H. A. Richter, W. Specht, P. Ruokonen, and W. Mokwa, "Initial investigations on systems for measuring intraocular pressure," Sensors and Actuators, vol. 85, no. 1-3, pp. 287-291, 2000.
-
(2000)
Sensors and Actuators
, vol.85
, Issue.1-3
, pp. 287-291
-
-
Schnakenberg, U.1
Walter, P.2
vom Bogel, G.3
Kruger, C.4
Ludtke-Handjery, H.C.5
Richter, H.A.6
Specht, W.7
Ruokonen, P.8
Mokwa, W.9
-
4
-
-
51749114631
-
Low-voltage circuit design for widespread sensing applications
-
Y.-S. Lin, S. Hanson, F. Albano, C. Tokunaga, R. Haque, K. Wise, A. Sastry, D. Blaauw, and D. Sylvester, "Low-voltage circuit design for widespread sensing applications," in Proc. Int. Symp. Circuits and Systems (ISCAS), 2008, pp. 2558-2561.
-
(2008)
Proc. Int. Symp. Circuits and Systems (ISCAS)
, pp. 2558-2561
-
-
Lin, Y.-S.1
Hanson, S.2
Albano, F.3
Tokunaga, C.4
Haque, R.5
Wise, K.6
Sastry, A.7
Blaauw, D.8
Sylvester, D.9
-
5
-
-
41549084662
-
Exploring variability and performance in a sub-200 mV processor
-
Apr
-
S. Hanson, B. Zhai, M. Seok, B. Cline, K. Zhou, M. Singhal, M. Minuth, J. Olson, L. Nazhandali, T. Austin, D. Sylvester, and D. Blaauw, "Exploring variability and performance in a sub-200 mV processor," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 881-891, Apr. 2008.
-
(2008)
IEEE J. Solid-State Circuits
, vol.43
, Issue.4
, pp. 881-891
-
-
Hanson, S.1
Zhai, B.2
Seok, M.3
Cline, B.4
Zhou, K.5
Singhal, M.6
Minuth, M.7
Olson, J.8
Nazhandali, L.9
Austin, T.10
Sylvester, D.11
Blaauw, D.12
-
6
-
-
4444374513
-
Theoretical and practical limits of dynamic voltage scaling
-
B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and practical limits of dynamic voltage scaling," in Proc. Design Automation Conf., 2004, pp. 868-873.
-
(2004)
Proc. Design Automation Conf
, pp. 868-873
-
-
Zhai, B.1
Blaauw, D.2
Sylvester, D.3
Flautner, K.4
-
7
-
-
34547375943
-
A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency
-
B. Zhai, L. Nazhandali, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, D. Blaauw, and T. Austin, "A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency," in Symp. VLSI Circuits Dig., 2006, pp. 154-155.
-
(2006)
Symp. VLSI Circuits Dig
, pp. 154-155
-
-
Zhai, B.1
Nazhandali, L.2
Olson, J.3
Reeves, A.4
Minuth, M.5
Helfand, R.6
Pant, S.7
Blaauw, D.8
Austin, T.9
-
9
-
-
51949107763
-
The Phoenix Processor: A 30 pW platform for sensor applications
-
M. Seok, S. Hanson, Y.-S. Lin, Z. Foo, D. Kim, Y. Lee, N. Liu, D. Sylvester, and D. Blaauw, "The Phoenix Processor: A 30 pW platform for sensor applications," in Symp. VLSI Circuits Dig., 2008, pp. 188-189.
-
(2008)
Symp. VLSI Circuits Dig
, pp. 188-189
-
-
Seok, M.1
Hanson, S.2
Lin, Y.-S.3
Foo, Z.4
Kim, D.5
Lee, Y.6
Liu, N.7
Sylvester, D.8
Blaauw, D.9
-
10
-
-
0035266001
-
IBM memory expansion technology (MXT)
-
R. B. Tremaine, P. A. Franaszek, J. T. Robinson, C. O. Schulz, T. B. Smith, M. E. Wazlowski, and P. M. Bland, "IBM memory expansion technology (MXT)," IBM J. Research and Development, vol. 45, no. 2, pp. 271-286, 2001.
-
(2001)
IBM J. Research and Development
, vol.45
, Issue.2
, pp. 271-286
-
-
Tremaine, R.B.1
Franaszek, P.A.2
Robinson, J.T.3
Schulz, C.O.4
Smith, T.B.5
Wazlowski, M.E.6
Bland, P.M.7
-
11
-
-
0031374419
-
Improving code density using compression techniques
-
C. Lefurgy, P. Bird, I. Chen, and T. Mudge, "Improving code density using compression techniques," in Proc. Int. Symp. Microarchitecture, 1997, pp. 194-203.
-
(1997)
Proc. Int. Symp. Microarchitecture
, pp. 194-203
-
-
Lefurgy, C.1
Bird, P.2
Chen, I.3
Mudge, T.4
-
12
-
-
57849131821
-
Robust ultta-low voltage ROM design
-
M. Seok, S. Hanson, J. Seo, D. Sylvester, and D. Blaauw, "Robust ultta-low voltage ROM design," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2008, pp. 423-426.
-
(2008)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 423-426
-
-
Seok, M.1
Hanson, S.2
Seo, J.3
Sylvester, D.4
Blaauw, D.5
-
13
-
-
33644640188
-
Stable SRAM cell design for the 32 nm node and beyond
-
L. Chang, D. Fried, J. Hergenrother, J. Sleight, R. Dennard, R. Montoye, L. Sekaric, S. McNab, A. Topol, C. Adams, K. Guarini, and W. Haensch, "Stable SRAM cell design for the 32 nm node and beyond," in Symp. VLSI Technology Dig., 2005, pp. 128-129.
-
(2005)
Symp. VLSI Technology Dig
, pp. 128-129
-
-
Chang, L.1
Fried, D.2
Hergenrother, J.3
Sleight, J.4
Dennard, R.5
Montoye, R.6
Sekaric, L.7
McNab, S.8
Topol, A.9
Adams, C.10
Guarini, K.11
Haensch, W.12
-
15
-
-
34548830136
-
A sub-200 mV 6T SRAM in 0.13 μm CMOS
-
B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson, "A sub-200 mV 6T SRAM in 0.13 μm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 332-333.
-
(2007)
IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers
, pp. 332-333
-
-
Zhai, B.1
Blaauw, D.2
Sylvester, D.3
Hanson, S.4
-
16
-
-
34547254624
-
Analysis and optimization of sleep modes in subthreshold circuit design
-
M. Seok, S. Hanson, D. Sylvester, and D. Blaauw, "Analysis and optimization of sleep modes in subthreshold circuit design," in Proc. Design Automation Conf., 2007, pp. 694-699.
-
(2007)
Proc. Design Automation Conf
, pp. 694-699
-
-
Seok, M.1
Hanson, S.2
Sylvester, D.3
Blaauw, D.4
-
17
-
-
0034867611
-
Scaling of stack effect and its application for leakage reduction
-
S. Narendra, S. Borkar, V. De, D. Antoniadis, and A. Chandrakasan, "Scaling of stack effect and its application for leakage reduction," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), 2001, pp. 195-200.
-
(2001)
Proc. Int. Symp. Low Power Electronics and Design (ISLPED)
, pp. 195-200
-
-
Narendra, S.1
Borkar, S.2
De, V.3
Antoniadis, D.4
Chandrakasan, A.5
-
18
-
-
63449093412
-
-
Great Lakes Environmental Research Laboratory, National Oceanic and Atmospheric Administration Aug. 20, 2008 [Online, Available
-
"Muskegon meteorological data," Great Lakes Environmental Research Laboratory, National Oceanic and Atmospheric Administration Aug. 20, 2008 [Online]. Available: http://www.glerl.noaa.gov/met-data/mkg/archive/
-
Muskegon meteorological data
-
-
-
19
-
-
57549084861
-
Optimal technology sekction for minimizing energy and variability in low voltage applications
-
M. Seok, D. Sylvester, and D. Blaauw, "Optimal technology sekction for minimizing energy and variability in low voltage applications," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), 2008, pp. 9-14.
-
(2008)
Proc. Int. Symp. Low Power Electronics and Design (ISLPED)
, pp. 9-14
-
-
Seok, M.1
Sylvester, D.2
Blaauw, D.3
-
20
-
-
34547270436
-
Nanometer device scaling in subthreshold circuits
-
S. Hanson, M. Seok, D. Sylvester, and D. Blaauw, "Nanometer device scaling in subthreshold circuits," in Proc. Design Automation Conf., 2007, pp. 700-705.
-
(2007)
Proc. Design Automation Conf
, pp. 700-705
-
-
Hanson, S.1
Seok, M.2
Sylvester, D.3
Blaauw, D.4
-
21
-
-
49549093629
-
t microcontroller with integrated SRAM and switched-capacitor DC-DC converter
-
t microcontroller with integrated SRAM and switched-capacitor DC-DC converter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2008, pp. 318-319.
-
(2008)
IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers
, pp. 318-319
-
-
Kwong, J.1
Ramadass, Y.2
Verma, N.3
Koesler, M.4
Huber, K.5
Moormann, H.6
Chandrakasan, A.7
-
22
-
-
27544445251
-
Energy optimization of subthreshold-voltage sensor network processors
-
L. Nazhandali, B. Zhai, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, T. Austin, and D. Blaauw, "Energy optimization of subthreshold-voltage sensor network processors," in Proc. Int. Symp. Computer Architecture, 2005, pp. 197-207.
-
(2005)
Proc. Int. Symp. Computer Architecture
, pp. 197-207
-
-
Nazhandali, L.1
Zhai, B.2
Olson, J.3
Reeves, A.4
Minuth, M.5
Helfand, R.6
Pant, S.7
Austin, T.8
Blaauw, D.9
-
23
-
-
39749175061
-
A power-managed protocol processor for wireless sensor networks
-
M. Sheets, F. Burghardt, T. Karalar, J. Ammer, Y. H. Chee, and J. Rabaey, "A power-managed protocol processor for wireless sensor networks," in Symp. VLSI Circuits Dig., 2006, pp. 212-213.
-
(2006)
Symp. VLSI Circuits Dig
, pp. 212-213
-
-
Sheets, M.1
Burghardt, F.2
Karalar, T.3
Ammer, J.4
Chee, Y.H.5
Rabaey, J.6
-
24
-
-
0033281247
-
A 0.18 μm CMOS logic technology with dual gate oxide and low-k interconnect for high-performance and low-power applications
-
C H. Diaz et al, "A 0.18 μm CMOS logic technology with dual gate oxide and low-k interconnect for high-performance and low-power applications," in Symp. VLSI Technology Dig., 1999, pp. 11-12.
-
(1999)
Symp. VLSI Technology Dig
, pp. 11-12
-
-
Diaz, C.H.1
-
25
-
-
0031655481
-
A CMOS scheme for 0.5 V supply voltage with pico-ampere standby current
-
H. Kawaguchi, K. Nose, and T. Sakurai, "A CMOS scheme for 0.5 V supply voltage with pico-ampere standby current," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1998, pp. 192-193.
-
(1998)
IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers
, pp. 192-193
-
-
Kawaguchi, H.1
Nose, K.2
Sakurai, T.3
|