Evolution of embedded flash memory technology for MCU

2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011

Volumn , Issue , 2011, Pages

  Hidaka, Hideto ^a  

^a RENESAS TECHNOLOGY CORP   (Japan)

Author keywords

Charge trapping flash memory cell; Embedded flash memory; Split gate flash memory cell

Indexed keywords

BUS DESIGN; DESIGN PLATFORM; DRIVING FACTORS; EMBEDDED FLASH MEMORY; EMBEDDED FLASH TECHNOLOGY; FLASH MEMORY CELL; FLASH TECHNOLOGY; LOW POWER; LOW VOLTAGE OPERATION; MEMORY CELL; MEMORY INTERFACE; PERFORMANCE REQUIREMENTS; SECURITY APPLICATION; SPLIT GATES; SPLIT-GATE FLASH MEMORIES; WHOLE CHIP DESIGN;

DESIGN; HIGH TEMPERATURE APPLICATIONS; HIGH TEMPERATURE OPERATIONS; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; MEDICAL APPLICATIONS; SEMICONDUCTOR STORAGE; TECHNOLOGY;

FLASH MEMORY;

EID: 79959363338     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICICDT.2011.5783209     Document Type: Conference Paper

References (10)

1. S. Kianian et al., Symp. VLSl Tech. Dig. Tech. Papers, pp.71-72 (1994).
2. B. Eitan et al., Proc. Int. Conf. Solid State Devices and Materials, pp. 522-524 (1999).
3. J. A. Yater et al., NVSMW, pp. 77-78 (2007).
4. H. M. Lee et al., Dig. NVSMW, pp. 15-16 (2006).
5. K. Baker, Proc. ICICDT, pp.185-189 (2009).
6. J. A. Yater et al, International Memory Workshop (2009).
7. W. Stenzl and J. Hupper, in EE-Times Europe, March 17 (2008).
8. M. Hatanaka and H. Hidaka, Proc. Tech. Papers, ASSCC, pp.38-41 (2007).
9. H.Hidaka, in chap. 7, ed. K. Zhang, "Embedded memories for nano scale VLSI", Springer (2009).
10. M. Zwerg et al., Dig. Tech. Papers, ISSCC, pp. 334-335 (2011).