The zcache: Decoupling ways and associativity

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2010, Pages 187-198

  Sanchez, Daniel ^a   Kozyrakis, Christos ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE CACHE; ASSOCIATIVITY; CACHE DESIGN; CONFLICT MISS; CONVENTIONAL DESIGN; CRITICAL PATHS; ENERGY COST; LOOKUPS; MAIN MEMORY; MULTITHREADED; SET-ASSOCIATIVE CACHES;

BUFFER STORAGE; ENERGY EFFICIENCY; MULTIPROGRAMMING; PROBABILITY DISTRIBUTIONS;

DESIGN;

EID: 79951696261     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2010.20     Document Type: Conference Paper

References (45)

1. A. Agarwal and S. D. Pudar, "Column-associative caches: a technique for reducing the miss rate of direct-mapped caches," in Proc. of the 20th annual Intl. Symp. on Computer architecture, 1993.
2. A. Alameldeen and D. Wood, "IPC considered harmful for multiprocessor workloads," IEEE Micro, vol. 26, no. 4, 2006.
3. A. Basu, N. Kirman, M. Kirman, M. Chaudhuri, and J. Martinez, "Scavenger: A new last level cache architecture with global block priority," in Proc. of the 40th annual IEEE/ACM Intl Symp. on Microarchitecture, 2007.
4. L. A. Belady, "A study of replacement algorithms for a virtualstorage computer," IBM Syst. J., vol. 5, no. 2, 1966.
5. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: Characterization and architectural implications," in Proc. of the 17th Intl. Conf. on Parallel Architectures and Compilation Techniques, 2008.
6. B. H. Bloom, "Space/time trade-offs in hash coding with allowable errors," Commun. ACM, vol. 13, no. 7, 1970.
7. F. Bodin and A. Seznec, "Skewed associativity enhances performance predictability," in Proc. of the 22nd annual Intl. Symp. on Computer Architecture, 1995.
8. A. Bracy, K. Doshi, and Q. Jacobson, "Disintermediated active communication," Comput. Archit. Lett., vol. 5, no. 2, 2006.
9. M. W. Brehob, "On the mathematics of caching," Ph.D. dissertation, Michigan State University, 2003.
10. B. Calder, D. Grunwald, and J. Emer, "Predictive sequential associative cache," in Proc. of the 2nd IEEE Symp. on High- Performance Computer Architecture, 1996.
11. J. L. Carter and M. N. Wegman, "Universal classes of hash functions (extended abstract)," in Proc. of the 9th annual ACM Symposium on Theory of Computing, 1977.
12. L. Ceze, J. Tuck, P. Montesinos, and J. Torrellas, "BulkSC: bulk enforcement of sequential consistency," in Proc. of the 34th annual Intl. Symp. on Computer architecture, 2007.
13. L. Ceze, J. Tuck, J. Torrellas, and C. Cascaval, "Bulk disambiguation of speculative threads in multiprocessors," in Proc. of the 33rd annual Intl. Symp. on Computer Architecture, 2006.
14. M. Chaudhuri, "Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches," in Proc. of the 42nd annual IEEE/ACM Intl. Symp. on Microarchitecture, 2009.
15. Z. Chishti, M. D. Powell, and T. N. Vijaykumar, "Distance associativity for high-performance energy-efficient non-uniform cache architectures," in Proc. of the 36th Annual IEEE/ACM Intl. Symp. on Microarchitecture, 2003.
16. S. Demetriades, M. Hanna, S. Cho, and R. Melhem, "An efficient hardware-based multi-hash scheme for high speed IP lookup," in Proc. of the 16th IEEE Symp. on High Performance Interconnects, 2008.
17. G. Gerosa et al., "A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile PCs in 45nm hi-K metal gate CMOS," in IEEE Intl. Solid-State Circuits Conf., 2008.
18. E. G. Hallnor and S. K. Reinhardt, "A fully associative softwaremanaged cache design," in Proc. of the 27th annual Intl. Symp. on Computer Architecture, 2000.
19. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun, "Transactional memory coherence and consistency," in Proc. of the 31st annual Intl. Symp. on Computer Architecture, 2004.
20. Hewlett-Packard, "Inside the Intel Itanium 2 processor," Tech. Rep., 2002.
21. M. D. Hill and A. J. Smith, "Evaluating associativity in cpu caches," IEEE Trans. Comput., vol. 38, no. 12, 1989.
22. J. Howard et al., "A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS," in IEEE Intl. Solid-State Circuits Conf., 2010.
23. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, S. Steely, Jr., and J. Emer, "Adaptive insertion policies for managing shared caches," in Proc. of the 17th intl. conf. on Parallel Architectures and Compilation Techniques, 2008.
24. A. Jaleel, K. Theobald, S. C. S. Jr, and J. Emer, "High performance cache replacement using re-reference interval prediction (RRIP)," in Proc. of the 37th annual Intl. Symp. on Computer Architecture, 2010.
25. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Proc. of the 17th annual Intl. Symp. on Computer Architecture, 1990.
26. M. Kharbutli, K. Irwin, Y. Solihin, and J. Lee, "Using prime numbers for cache indexing to eliminate conflict misses," in Proc. of the 10th Intl. Symp. on High Performance Computer Architecture, 2004.
27. C. Kim, D. Burger, and S. W. Keckler, "An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches," in Proc. of the 10th intl. conf. on Architectural Support for Programming Languages and Operating Systems, 2002.
28. D. Kroft, "Lockup-free instruction fetch/prefetch cache organization," in Proc. of the 8th annual Intl. Symp. on Computer Architecture, 1981.
29. N. Kurd et al., "Westmere: A family of 32nm IA processors," in IEEE Intl. Solid-State Circuits Conf., 2010.
30. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures," in Proc. of the 42nd annual IEEE/ACM Intl. Symp. on Microarchitecture, 2009.
31. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," in Proc. of the ACM SIGPLAN conf. on Programming Language Design and Implementation, 2005.
32. M. Mitzenmacher, "Some open questions related to cuckoo hashing," in Proc. of the 17th annual European Symp. on Algorithms, 2009.
33. N. Muralimanohar, R. Balasubramonian, and N. Jouppi, "Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0," in Proc. of the 40th annual IEEE/ACM Intl. Symp. on Microarchitecture, 2007.
34. V. Nagarajan and R. Gupta, "ECMon: exposing cache events for monitoring," in Proc. of the 36th annual Intl. Symp. on Computer Architecture, 2009.
35. R. Pagh and F. F. Rodler, "Cuckoo hashing," in Proc. of the 9th annual European Symp. on Algorithms, 2001.
36. M. K. Qureshi, D. Thompson, and Y. N. Patt, "The v-way cache: Demand based associativity via global replacement," in Proc. of the 32nd annual Intl. Symp. on Computer Architecture, 2005.
37. D. Rolán, B. B. Fraguela, and R. Doallo, "Adaptive line placement with the set balancing cache," in Proc. of the 42nd annual IEEE/ACM Intl. Symp. on Microarchitecture, 2009.
38. D. Sanchez, L. Yen, M. D. Hill, and K. Sankaralingam, "Implementing signatures for transactional memory," in Proc. of the 40th annual IEEE/ACM Intl. Symp. on Microarchitecture, 2007.
39. A. Seznec, "A case for two-way skewed-associative caches," in Proc. of the 20th annual Intl. Symp. on Computer Architecture, 1993.
40. J. Shin et al., "A 40nm 16-core 128-thread CMT SPARC SoC processor," in IEEE Intl. Solid-State Circuits Conf., 2010.
41. Sun Microsystems, "UltraSPARC T2 supplement to the Ultra- SPARC architecture 2007," Tech. Rep., 2007.
42. J. Torrellas, L. Ceze, J. Tuck, C. Cascaval, P. Montesinos, W. Ahn, and M. Prvulovic, "The bulk multicore architecture for improved programmability," Commun. ACM, vol. 52, no. 12, 2009.
43. D. Wendel et al., "The implementation of POWER7: A highly parallel and scalable multi-core high-end server processor," in IEEE Intl. Solid-State Circuits Conf., 2010.
44. Y. Xie and G. H. Loh, "PIPP: promotion/insertion pseudopartitioning of multi-core shared caches," in Proc. of the 36th annual Intl. Symp. on Computer Architecture, 2009.
45. C. Zhang, X. Zhang, and Y. Yan, "Two fast and highassociativity cache schemes," IEEE Micro, vol. 17, no. 5, 1997.