Transconductance linearity analysis of 1-D, nanowire FETs in the quantum capacitance limit

IEEE Transactions on Electron Devices

Volumn 60, Issue 6, 2013, Pages 2071-2076

  Razavieh, Ali ^a   Janes, David B ^a   Appenzeller, Joerg ^a  

^a Purdue University   (United States)

Author keywords

1 D transport; ballistic transport; nanowire transistor; quantum capacitance; RF linearity; scattering; transconductance

Indexed keywords

1-D TRANSPORT; BALLISTIC TRANSPORTS; NANOWIRE TRANSISTORS; QUANTUM CAPACITANCE; RF LINEARITY;

CAPACITANCE; HIGH ELECTRON MOBILITY TRANSISTORS; NANOWIRES; SCATTERING; TRANSCONDUCTANCE;

QUANTUM CHEMISTRY;

EID: 84878141403     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2013.2259238     Document Type: Article

References (35)

1. Y. Ding and R. Harjani, High-Linearity CMOS RF Front-End Circuits. New York, NY, USA: Springer-Verlag, 2005.
2. Y. Ding and R. Harjani, "A CMOS high efficiency +22 dBm linear power amplifier," in Proc. IEEE Custom Integr. Circuit Conf., Oct. 2004, pp. 557-560. (Pubitemid 40494160)
3. Y. Ding and R. Harjani, "A +18 dBm IIP3 LNA in 0.35 ?m CMOS," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2001, pp. 162-163.
4. H. Zhang, E. Sánchez-sinencio, and L. Fellow, "Linearization techniques for CMOS low noise amplifiers: A tutorial," IEEE Trans. Syst. Circuits, vol. 58, no. 1, pp. 22-36, Jan. 2011.
5. D. K. Shaeffer, A. Shahani, S. Mohan, H. Samavati, H. Rategh, M. del Mar Hershenson, M. Xu, C. Yue, D. Eddleman, and T. Lee, "A 115-mW, 0.5-?m CMOS GPS receiver with wide dynamic-range active filters," IEEE J. Solid State Circuits, vol. 33, no. 12, pp. 2219-2231, Dec. 1998.
6. I. Kwon and K. Lee, "An accurate behavioral model for RF MOSFET linearity analysis," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 12, pp. 897-899, Dec. 2007. (Pubitemid 350210531)
7. A. O. Adan, T. Yoshimasu, S. Shitara, N. Tanba, and M. Fukurni, "Linearity and low-noise performance of SOI MOSFETs for RF applications," IEEE Trans. Electron Devices, vol. 49, no. 5, pp. 881-888, May 2002. (Pubitemid 34658949)
8. W. Ma, S. Kaya, and A. Asenov, "Study of RF linearity in sub-50 nm MOSFETs using simulations," J. Solid-State Electron., vol. 2, nos. 2-4, pp. 347-352, Jun. 2004.
9. W. Ma and S. Kaya, "Impact of device physics on DG and SOI MOSFET linearity," J. Comput. Electron., vol. 48, nos. 10-11, pp. 1741-1746, Dec. 2003.
10. R. Aggarwal, A. Agrawal, M. Gupta, and R. S. Gupta, "Improved linearity performance of AlGaN/GaN MISHFET over conventional HFETs: An optimization study for wireless infrastructure applications," SuperLatt. Microstruct., vol. 50, no. 1, pp. 1-13, Jul. 2011.
11. S. Kaya and W. Ma, "Optimization of RF linearity in DG-MOSFETs," IEEE Electron Device Lett., vol. 25, no. 5, pp. 308-310, May 2004.
12. L. Yang, A. Asenov, M. Borici, J. R. Watling, J. R. Barker, S. Roy, K. Elgaid, I. Thayne, and T. Hackbarth, "Optimizations of sub-100 nm Si/SiGe MODFETs for high linearity RF applications," in Proc. IEEE Conf. Electron Devices Solid-State Circuits, Dec. 2003, pp. 331-334.
13. R. Kim and M. S. Lundstrom, "Characteristic features of 1-D ballistic transport in nanowire MOSFETs," IEEE Trans. Nanotechnol., vol. 7, no. 6, pp. 787-794, Nov. 2008.
14. J. E. Baumgardner, A. A. Pesetski, J. M. Murduck, J. X. Przybysz, J. D. Adam, and H. Zhang, "Inherent linearity in carbon nanotube field-effect transistors," Appl. Phys. Lett., vol. 91, no. 5, pp. 052107-1-052107-3, 2007.
15. A. Razavieh, N. Singh, A. Paul, G. Klimeck, D. Janes, and J. Appenzeller, "A new method to achieve RF linearity in SOI nanowire MOSFETs," in Proc. IEEE Radio Freq. Integr. Circuits Symp., Jun. 2011, pp. 1-4.
16. A. Razavieh, S. Mehrotra, N. Singh, G. Klimeck, D. Janes, and J. Appenzeller, "Utilizing the unique properties of nanowire MOSFETs for RF applications," Nano Lett., vol. 13, no. 4, pp. 1549-1554, Apr. 2013.
17. J. Appenzeller, J. Knoch, and M. T. Bjork, "Toward nanowire electronics," IEEE Trans. Electron Devices, vol. 55, no. 11, pp. 2827-2845, Nov. 2008.
18. R. Granzner, S. Thiele, C. Schippel, and F. Schwierz, "Quantum effects on the gate capacitance of trigate SOI MOSFETs," IEEE Trans. Electron Devices, vol. 57, no. 12, pp. 3231-3238, Dec. 2010.
19. S. Ilani, L. A. K. Donev, M. Kindermann, and P. L. McEuen, "Measurement of the quantum capacitance of interacting electrons in carbon nanotubes," Nature Phys., vol. 2, no. 10, pp. 687-691, Sep. 2006. (Pubitemid 44498152)
20. S. M. Sze and K. Ng, Physics of Semiconductor Devices. New York, NY, USA: Wiley, 2007.
21. P. Bhattachary, Properties of Lattice-Matched and Strained Indium Gallium Arsenide. Chicago, IL, USA: INSPEC, 1993.
22. G. D. Sanders, C. J. Stanton, and Y. C. Chang, "Theory of transport in silicon quantum wires," Phys. Rev. Lett. B, vol. 48, no. 15, pp. 11067-11076, 1993.
23. M. A. Khayer and R. K. Lake, "Performance of n-type InSb and InAs nanowire field-effect transistors," IEEE Trans. Electron Devices, vol. 55, no. 11, pp. 2939-2945, Nov. 2008.
24. M. A. Khayer and R. K. Lake, "The quantum and classical capacitance limits of InSb and InAs nanowire FETs," IEEE Trans. Electron Devices, vol. 56, no. 10, pp. 2215-2223, Oct. 2009.
25. K. Jansson, E. Lind, and L.-E. Wernersson, "Performance evaluation of III-V nanowire transistors," IEEE Trans. Electron Devices, vol. 59, no. 9, pp. 2375-2382, Sep. 2012.
26. T. Sadi, J. Thobel, and F. Dessenne, "Self-consistent electrothermal Monte Carlo simulation of single InAs nanowire channel MISFETs," J. Appl. Phys., vol. 108, no. 8, pp. 084506-1-084506-7, 2010
27. T. Sadi and R. Kelsall, "Monte Carlo study of the electrothermal phenomenon in SOI and SGOI MOSFETs," J. Appl. Phys., vol. 107, no. 6, pp. 064506-1-064506-9, 2010.
28. M. Lundstrom, Fundamentals of Carrier Transport. Cambridge, U.K.: Cambridge Univ. Press, 2000.
29. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I-Effects of substrate impurity concentration," IEEE Trans. Electron Devices, vol. 41, no. 12, pp. 2357-2362, Dec. 1994.
30. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part II-Effects of surface orientation," IEEE Trans. Electron Devices, vol. 41, no. 12, pp. 2363-2368, Dec. 1994.
31. R. Landauer, "Spatial variation of currents and fields due to localized scaterers in metallic conduction," IBM J. Res. Develop., vol. 32, no. 3, pp. 306-316, May 1988. (Pubitemid 18646318)
32. D. Nikonov, G. Bourianoff, and S. Hasan, (2009). Notes on Scattering and Mobility in 1D, 2D, and 3D [Online]. Available: http://nanohub.org/resources/ 7738/download/Mobility-in 1D 2D-and 3D 4b.pdf
33. G. D. Mahan and J. O. Sofo, "The best thermoelectric," Proc. Nat. Acad. Sci. United States Amer., vol. 93, no. 15, pp. 7436-7439, Jul. 1996. (Pubitemid 26277051)
34. N. Neophytou and H. Kosina, "Numerical study of the thermoelectric power factor in ultra-thin Si nanowires," J. Comput. Electron., vol. 11, no. 1, pp. 29-44, Jan. 2012.
35. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ, USA: Prentice-Hall, 1998.