Optimization of RF linearity in DG-MOSFETs

IEEE Electron Device Letters

Volumn 25, Issue 5, 2004, Pages 308-310

  Kaya, Savas ^a   Ma, Wei ^a  

^a US Institute of Navigation   (United States)

Author keywords

Distortion; Intermodulation; MOSFETs; Semiconductor device modeling; Silicon on insulator (SOI)

Indexed keywords

COMPUTER SIMULATION; INTERMODULATION; OPTIMIZATION; SEMICONDUCTOR DEVICE MODELS; SILICON ON INSULATOR TECHNOLOGY;

DOUBLE GATE MOSFET; LINEARITY;

MOSFET DEVICES;

EID: 2442488943     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2004.826539     Document Type: Letter

References (9)

1. J. G. Fossum, L. Ge, and M.-H. Chiang, "Speed superiority of scaled double-gate CMOS," IEEE Trans. Electron Devices, vol. 45, pp. 808-811, May 2002.
2. P. H. Woerlee et al., "RF-CMOS performance trends," IEEE Trans. Electron Devices, vol. 48, pp. 1776-1778, Aug. 2001.
3. G. Pei et al., "A physical compact model of DG-MOSFET for mixed-signal circuit applications: part I and II," IEEE Trans. Electron Devices, vol. 50, pp. 2135-2153, Oct. 2001.
4. B. Razavi, RF Microelectronics. New York: Prentice-Hall, 1998.
5. S. Kang, B. Choi, and B. Kim, "Linearity analysis of CMOS for RF application," IEEE Trans. Electron Devices, vol. 3, pp. 972-977, Aug. 2003.
6. W. Ma, S. Kaya, and A. Asenov, "Scaling of RF linearity in DG and SOI MOSFETs," in Proc. EDMO, Nov. 2003.
7. [Online], Available: http://www.ise.comISE Systems, TCAD Suite
8. K. Kim and J. G. Fossum, "Double-gate CMOS: symmetrical- versus asymmetrical-gate devices," IEEE Trans. Electron Devices, vol. 48, pp. 294-299, Feb. 2001.
9. 0.8As heterostructure doped-channel FETs," IEEE Electron Device Lett., vol. 16, pp. 33-35, Jan. 1995.