Linearization techniques for CMOS low noise amplifiers: A tutorial

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 1, 2011, Pages 22-36

  Zhang, Heng ^a   Sánchez Sinencio, Edgar ^b  

^a BROADCOM CORPORATION   (United States)

^b Department of Electrical and Computer Engineering   (United States)

Author keywords

1 dB compression point; Broadband; CMOS technology scaling; derivative superposition; design guidelines; distortion canceling; feedback; feedforward; harmonic termination; IIP2; IIP3; IM2 injection; linearity; linearization; low noise amplifier (LNA); multiband; multistandard; noise canceling; optimum biasing; post distortion; tutorial

Indexed keywords

BROADBAND AMPLIFIERS; CMOS INTEGRATED CIRCUITS; FEEDBACK; FEEDBACK AMPLIFIERS; FEEDBACK LINEARIZATION; INTEGRATED CIRCUIT DESIGN; LINEARIZATION;

1DB COMPRESSION POINT; BROADBAND; CMOS TECHNOLOGY; DERIVATIVE SUPERPOSITIONS; FEED-FORWARD; HARMONIC TERMINATION; IIP2; IIP3; LINEARITY; MULTI-STANDARD; MULTIBAND; NOISE CANCELING; OPTIMUM BIASING; POST-DISTORTION; TUTORIAL;

LOW NOISE AMPLIFIERS;

EID: 78650965946     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2055353     Document Type: Article

References (48)

1. E. Sánchez-Sinencio and J. Silva-Martinez, "CMOS transconductance amplifiers, architectures and active filters: A tutorial," IEE Proc.-Circuits Devices Syst., vol. 147, no. 1, pp. 3-12, Feb. 2000.
2. V. Aparin, "State-of-the-art techniques for high linearity CMOS low noise amplifiers," presented at the IEEE RFIC Symp.Workshop WSC, Honolulu, HI, 2007.
3. B. H. Leung, VLSI for Wireless Communication. Englewood Cliffs, NJ: Prentice-Hall, 2002.
4. W. Sansen, "Distortion in elementary transistor circuits," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 3, pp. 315-325, Mar. 1999.
5. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
6. S. Narayanan, "Application of Volterra series to intermodulation distortion analysis of transistor feedback amplifies," IEEE Trans. Circuit Theory, vol. CT-17, no. 4, pp. 518-527, Nov. 1970.
7. V. Aparin and C. Persico, "Effect of out-of-band terminations on intermodulation distortion in common-emitter circuits," in IEEE MTT-S Int. Microwave Symp, Dig., Jun. 1999, vol. 3, pp. 977-980.
8. V. Aparin and L. E. Larson, "Linearization of monolithic LNAs using low-frequency low-impedance input termination," in Proc. Eur. Solid- State Circuits Conf., Sep. 2003, pp. 137-140.
9. K. L. Fong, "High-frequency analysis of linearity improvement technique of common-emitter trans-conductance stage using a low-frequency trap network," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1249-1252, Aug. 2000.
10. T. W. Kim, "A common-gate amplifier with transconductance nonlinearity cancellation and its high-frequency analysis using the Volterra series," IEEE Trans. Microw. Theory Tech., vol. 57, no. 6, pp. 1461-1469, Jun. 2009.
11. B. Kim, J.-S. Ko, and K. Lee, "Highly linear CMOS RF MMIC amplifier using multiple gated transistors and its volterra series analysis," in IEEE MTT-S Int. Microwave Symp. Dig., May 2001, vol. 1, pp. 515-518.
12. J. S. Fairbanks and L. E. Larson, "Analysis of optimized input and output harmonic termination on the linearity of 5 GHzCMOSradio frequency amplifiers," in Radio Wireless Conf., Aug. 2003, pp. 293-296.
13. T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223-229, Jan. 2004.
14. X. Fan, H. Zhang, and E. Sánchez-Sinencio, "A noise reduction and linearity improvement technique for a differential cascode LNA," IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 588-599, Mar. 2008.
15. V. Aparin, G. Brown, and L. E. Larson, "Linearization of CMOS LNAs via optimum gate biasing," in Proc. IEEE Int. Circuits Syst. Symp., Vancouver, BC, Canada, May 2004, vol. 4, pp. 748-751.
16. Y. Ding and R. Harjani, "A + 18 dBm IIP3 LNA in 0.35 μm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, pp. 162-163.
17. E. Keehr and A. Hajimiri, "Equalization of IM3 products in wideband direct-conversion receivers," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 204-205.
18. Y. S. Youn, J. H. Chang, K. J. Koh, Y. J. Lee, and H. K. Yu, "A 2 GHz 16 dBm IIP3 low noise amplifier in 0.25 μm CMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2003, pp. 452-453.
19. C. Xin and E. Sánchez-Sinencio, "A linearization technique for RF low noise amplifier," in Proc. IEEE Int. Circuits Syst. Symp., Vancouver, BC, Canada, May 2004, vol. IV, pp. 313-316.
20. H. M. Geddada, J. W. Park, and J. Silva-Martinez, "Robust derivative superposition method for linearizing broadband LNAs," IEE Electron. Lett., vol. 45, no. 9, pp. 435-436, Apr. 2009.
21. D. Im, I. Nam, H. Kim, and K. Lee, "A wideband CMOS low noise amplifier employing noise and IM2 distortion cancellation for a digital TV tuner," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 686-698, Mar. 2009.
22. T. W. Kim and B. Kim, "A 13-dB IIP3 improved low-power CMOS RF programmable gain amplifier using differential circuit transconductance linearization for various terrestrial mobile D-TV applications," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 945-953, Apr. 2006.
23. V. Aparin and L. E. Larson, "Modified derivative superposition method for linearizing FET low-noise amplifiers," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 571-581, Feb. 2005.
24. S. Ganesan, E. Sánchez-Sinencio, and J. Silva-Martinez, "A highly linear low noise amplifier," IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, pp. 4079-4085, Dec. 2006.
25. S. Lou and H. C. Luong, "A linearization technique for RF receiver front-end using second-order-intermodulation injection," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2404-2412, Nov. 2008.
26. F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Wide-band CMOS low-noise amplifier exploiting thermal noise canceling," IEEE J. Solid- State Circuits, vol. 39, no. 2, pp. 275-282, Feb. 2004.
27. J. Jussila and P. Sivonen, "A 1.2-V highly linear balanced noise-cancelling LNA in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 579-587, Mar. 2008.
28. W. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, "A highly linear broadband CMOS LNA employing noise and distortion cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1164-1176, May 2008.
29. S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts, and B. Nauta, "Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling," IEEE J. Solid-State Circuits, vol. 43, no. 6, pp0, Jun. 2008.
30. N. Kim, V. Aparin, K. Barnett, and C. Persico, "A cellular-bandCDMA 0.25 μm CMOS LNA linearized using active post-distortion," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1530-1534, Jul. 2006.
31. T.-S. Kim and B.-S. Kim, "Post-linearization of cascode CMOS LNA using folded PMOS IMD sinker," IEEE Microw. Wireless Comp. Lett., vol. 16, no. 4, pp. 182-184, Apr. 2006.
32. H. Zhang, X. Fan, and E. Sánchez-Sinencio, "A low-power, linearized, ultra-wideband LNA design technique," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 320-330, Feb. 2009.
33. D. Kaczman, M. Shah, M. Alam, M. Rachedine, D. Cashen, L. Han, and A. Raghavan, "A single-chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS receiver with DigRF 3 G interface and +90 dB m IIP2," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 718-739, Mar. 2009.
34. M. Hotti, J. Ryynanen, K. Kivekas, and K. Halonen, "An IIP2 calibration technique for direct conversion receivers," in Proc. IEEE Int. Circuits Syst. Symp., Vancouver, BC, Canada, May 2004, vol. 4, pp. 257-260.
35. W. Kim, S. Yang, Y. Moon, J. Yu, H. Shin, W. Choo, and B. Park, "IP2 calibrator using common mode feedback circuitry," in Proc. Eur. Solid-State Circuits Conf., 2005, pp. 231-234.
36. H. Darabi, H. Kim, J. Chiu, B. Ibrahim, and L. Serrano, "An IP2 improvement technique for zero-if down-converters," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2006, pp. 464-465.
37. W. Bosch and G. Gatti, "Measurement and simulation of memory effects in predistortion linearizers," IEEE Trans. Microw. Theory Tech., vol. 37, no. 12, pp. 1885-1890, Dec. 1989.
38. J. F. Sevic, K. L. Burguer, and M. B. Steer, "A novel envelope-termination load-pull methods for ACPR optimization of RF/microwave power amplifiers," in IEEE MTT-S Int. Microwave Symp. Dig., Baltimore, MD, 1998, pp. 601-605.
39. N. B. de Carvalho and J. C. Pedro, "Two-tone IMD asymmetry in microwave power amplifiers," in IEEE MTT-S Int. Microwave Symp. Dig., Boston, MA, 2000, pp. 445-448.
40. N. Carvalho and J. Pedro, "A comprehensive explanation of distortion sideband asymmetries," IEEE Trans. Microw. Theory Tech., vol. 50, no. 9, pp. 2090-2101, Sep. 2002.
41. N. Cowley and R. Hanrahan, "ATSC compliance and tuner design implications, video/imaging design line," EE Times Nov. 10, 2005 [Online]. Available: http://www.videsignline.com/showArticle.jhtml?articleID= 173601582
42. S. S. Taylor and J. S. Duster, "High-linearity low noise amplifier and method," U.S. Patent 0 278 220, Nov. 13, 2008.
43. S. Kang, B. Choi, and B. Kim, "Linearity analysis of CMOS for RF application," IEEE Trans. Microw. Theory Tech., vol. 51, no. 3, pp. 972-977, Mar. 2003.
44. B. Toole, C. Plett, and M. Cloutier, "RF circuit implications of moderate inversion enhanced linear region in MOSFETS," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 2, pp. 319-328, Feb. 2004.
45. R. A. Baki, T. K. K. Tsang, and M. N. El-Gamal, "Distortion in RF CMOS short-channel low-noise amplifiers," IEEE Trans. Microw. Theory Tech., vol. 54, no. 1, pp. 46-56, Jan. 2006.
46. C. H. Choi, Z. Yu, and R. W. Dutton, "Impact of poly-gate depletion on MOS RF linearity," IEEE Electron Device Lett., vol. 24, no. 5, pp. 330-332, May 2003.
47. R. van Langevelde, L. F. Tiemeijer, R. J. Havens, M. J. Knitel, R. F. M. Ores, P. H. Woerlee, and D. B. M. Klaassen, "RF-distortion in deepsubmicron CMOS technologies," in IEEE IEDM Tech. Dig., 2000, pp. 807-810.
48. T. Lee and Y. Cheng, "High-frequency characterization and modeling of distortion behavior of MOSFETS for RF IC design," IEEE J. Solid- State Circuits, vol. 39, no. 9, pp. 1407-1414, Sep. 2004