Adaptive execution assistance for multiplexed fault-tolerant chip multiprocessors

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2011, Pages 419-426

  Subramanyan, Pramod ^a   Singh, Virendra ^b   Saluja, Kewal K ^c   Larsson, Erik ^d  

^a PRINCETON UNIVERSITY   (United States)

^b INDIAN INSTITUTE OF SCIENCE   (India)

^c UNIVERSITY OF WISCONSIN MADISON   (United States)

^d LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSOR; CMOS FABRICATION TECHNOLOGY; ESSENTIAL COMPONENT; FAULT-TOLERANT; GENERAL-PURPOSE MICROPROCESSORS; INTERMITTENT FAULT; PERMANENT FAULTS; PROCESS VARIATION; TRANSIENT FAULTS;

ELECTRIC FAULT CURRENTS; MICROPROCESSOR CHIPS;

CMOS INTEGRATED CIRCUITS;

EID: 83455219839     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2011.6081432     Document Type: Conference Paper

References (38)

1. N. Aggarwal, P. Ranganathan, N. P. Jouppi, and J. E. Smith. Configurable Isolation: Building High Availability Systems With Commodity Multicore Processors. In Proc. of the 34th Int'l Symp. on Comp. Arch., pages 470-481, 2007.
2. Amin Ansari, Shuguang Feng, Shantanu Gupta, and Scott Mahlke. Necromancer: Enhancing system throughput by animating dead cores. In Proc. of the 37th Annual Int'l Symp. on Comp. Arch., ISCA '10, 2010.
3. T. Austin, V. Bertacco, S. Mahlke, and Yu Cao. Reliable Systems on Unreliable Fabrics. IEEE Design and Test, 25(4):322-332, 2008.
4. Todd Austin. DIVA: A Reliable Substrate For Deep Submicron Microarchitecture. Design. In Proc. of the 32nd Int'l Symp. on Microarchitecture., pages 196-207, 1999.
5. D. Bernick, B. Bruckert, P. D. Vigna, D. Garcia, R. Jardine, J. Klecka, and J. Smullen. NonStop® Advanced Architecture. In Proc. of 35th Int'l Conf. on Dependable Systems and Networks, pages 12-21, 2005.
6. S. Y. Borkar. Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation. IEEE Micro, 25(6):10-16, 2005.
7. Microsoft Corp. SetThreadAffinityMask Function. MSDN Libary., 2011.
8. M.L. Fair, C.R. Conklin, S. B. Swaney, P. J. Meaney, W. J. Clarke, L. C. Alves, I. N. Modi, F. Freier, W. Fischer, and N. E. Weber. Reliability, Availability, and Serviceability (RAS) of the IBM eServer z990. IBM Journal of Research and Development, 2004.
9. A. Garg and M. Huang. A Performance Correctness Explicitly-Decoupled Architecture. Proc. of the 38th Int'l Symp. on Comp. Arch., pages 306-317, 2008.
10. M. Gomma, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-Fault Recovery for Chip Multiprocessors. Proc. of the 30th Int'l Symp. on Comp. Arch., pages 98-109, 2003.
11. B. Greskamp and J. Torrellas. Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking. In Proc. of the 16th Int'l Conf. on Parallel Arch. and Compilation Techniques, pages 213-224, 2007.
12. Rakesh Kumar, Victor Zyuban, and Dean M. Tullsen. Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling. In Proc. of the 32nd Int'l Symp. on Comp. Arch., 2005.
13. C. LaFrieda, E. Ipek, J. F. Martinez, and R. Manohar. Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor. In Proc. of the 37th Int'l Conf. on Dependable Systems and Networks, 2007.
14. B. Lee and B. Brooks. Effects of Pipeline Complexity on SMT/CMP Power-Perf. Efficiency. Workshop on Complexity Effective Design in conjunction with 32nd Int'l Symp. on Comp. Arch., 2005.
15. M. Mack, W. Sauer, S. Swaney, and B. Mealey. IBM Power6 Reliability. In IBM Journal of R&D, 51(6), 2007.
16. N. Madan and R. Balasubramonian. Power-efficient Approaches to Redundant Multithreading. IEEE Transactions on Parallel and Distributed Systems, pages 1066-1079, 2007.
17. Linux System Calls Manual. sched-setaffinity Function, 2011.
18. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. Proc. of the 29th Int'l Symp. on Comp. Arch., pages 99-110, 2002.
19. S. S. Mukherjee, J. Emer, and S. K. Reinhardt. The Soft Error Problem: An Architectural Perspective. In Proc. of the 11th Int'l Symp. on High Perf. Comp. Arch., pages 243-247, 2005.
20. K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The Case for a Single-Chip Multiprocessor. Proc. of the 7th Int'l Conf. on Arch. Support for Programming Languages and Operating Systems, 1996.
21. Faisal Rashid, Kewal K. Saluja, and Parameswaran Ramanathan. Fault Tolerance through Re-Execution in Multiscalar Architecture. In Proceedings of the 2000 Int'l Conf. on Dependable Systems and Networks, DSN '00, pages 482-491, 2000.
22. M. W. Rashid, E. J. Tan, M. C. Huang, and D. H. Albonesi. Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance. In Proc. of the 14th Int'l Conf. on Parallel Architectures and Compilation Techniques, pages 315-328, 2005.
23. S. K. Reinhardt and S. S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. Proc. of the 29th Int'l Symp. on Comp. Arch., pages 25-36, 2002.
24. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC Simulator. http://sesc.sourceforge.net/, 2005.
25. E. Rotenberg. AR-SMT: A Microarchitecture Approach to Fault Tolerance in a Microprocessor. Proc. of 29th Int'l Symp. on Fault-Tolerant Computing, pages 84-91, 1999.
26. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. Proc. of the 10th Int'l Conf. on Arch. Support for Programming Languages and Operating Systems, pages 45-57, 2002.
27. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. Proc. of the 32nd Int'l Conf. on Dependable Systems and Networks, pages 389-398, 2002.
28. J. C. Smolens, B. T. Gold, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowatzyk. Fingerprinting: Bounding Soft Error Detection Latency and Bandwidth. Proc. of the 9th Int'l Conf. on Arch. Support for Programming Languages and Operating Systems, pages 224-234, 2004.
29. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. Reunion: Complexity-Effective Multicore Redundancy. Proc. of the 39th Int'l Symp. on Microarchitecture., pages 223-234, 2006.
30. Allan Snavely and Dean M. Tullsen. Symbiotic Jobscheduling for a Simultaneous Multithreaded Processor. In Proc. of 8th Int'l Conf. on Arch. Support for Programming Languages and Operating Systems, 2000.
31. Pramod Subramanyan. Efficient Fault Tolerance in Chip Multiprocessors Using Critical Value Forwarding. M.Sc (Engg.) Thesis, Indian Institute of Science, 2011.
32. Pramod Subramanyan, Virendra Singh, Kewal K. Saluja, and Erik Larsson. Power-Efficient Redundant Execution for Chip Multiprocessors. Proc. of 3rd Workshop on Dependable and Secure Nanocomputing held in conjunction with DSN 2009, 2009.
33. Pramod Subramanyan, Virendra Singh, Kewal K. Saluja, and Erik Larsson. Energy-Efficient Redundant Execution for Chip Multiprocessors. Proc. of 20th ACM Great Lakes Symp. on VLSI, 2010.
34. Pramod Subramanyan, Virendra Singh, Kewal K. Saluja, and Erik Larsson. Multiplexed Redundant Execution: A Technique for Efficient Fault Tolerance in Chip Multiprocessors. Proc. of Design Automation and Test in Europe, 2010.
35. Pramod Subramanyan, Virendra Singh, Kewal K. Saluja, and Erik Larsson. Energy-Efficient Fault Tolerance in Chip Multiprocessors Using Critical Value Forwarding. Proc. of 40th Int'l Conf. on Dependable Systems and Networks, 2010.
36. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream Processors: Improving Both Performance and Fault Tolerance. In Proc. of the 9th Int'l Conf. on Arch. Support for Programming Languages and Operating Systems, pages 257-268, 2000.
37. S. Thoziyoor, N. Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. CACTI 5.1. Technical Report HPL-2008-20, HP Labs, 2008.
38. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The SPLASH-2 Programs: Characterization And Methodological Considerations. In Proc. Of The 22nd Int'l Symp. on Comp. Arch., 1995.