-
2
-
-
49549119735
-
Reliable Systems on Unreliable Fabrics
-
Todd Austin, V. Bertacco, S. Mahlke, and Yu Cao. Reliable Systems on Unreliable Fabrics. IEEE Des. Test, 25(4), 2008.
-
(2008)
IEEE Des. Test
, vol.25
, Issue.4
-
-
Austin, T.1
Bertacco, V.2
Mahlke, S.3
Cao, Y.4
-
3
-
-
27544473955
-
Nonstop®advanced architecture
-
D. Bernick, B. Bruckert, P. D. Vigna, D. Garcia , R. Jardine, J. Klecka , and J. Smullen. Nonstop®advanced architecture. In DSN '05: Proc. of DSN, 2005.
-
DSN '05: Proc. of DSN, 2005
-
-
Bernick, D.1
Bruckert, B.2
Vigna, P.D.3
Garcia, D.4
Jardine, R.5
Klecka, J.6
Smullen, J.7
-
4
-
-
33846118079
-
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation
-
S. Y. Borkar. Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation. IEEE Micro, 25(6), 2005.
-
(2005)
IEEE Micro
, vol.25
, Issue.6
-
-
Borkar, S.Y.1
-
5
-
-
36049042981
-
Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor
-
C. LaFrieda et al. Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor. In Proceedings of the 37th DSN, Jun. 2007.
-
Proceedings of the 37th DSN, Jun. 2007
-
-
LaFrieda, C.1
-
6
-
-
0002532714
-
Wattch: A framework for architectural-level power analysis and optimizations
-
D. Brooks et al. Wattch: a framework for architectural-level power analysis and optimizations. Proc. of the 27th ISCA, 2000.
-
Proc. of the 27th ISCA, 2000
-
-
Brooks, D.1
-
7
-
-
84944408150
-
Razor: A low-power pipeline based on circuit-level timing speculation
-
D. Ernst et al. Razor: A low-power pipeline based on circuit-level timing speculation. In MICRO 36: Proc. of the 36th MICRO, 2003.
-
MICRO 36: Proc. of the 36th MICRO, 2003
-
-
Ernst, D.1
-
10
-
-
33749393518
-
Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors
-
Meyrem Kyrman et al. Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors. In MICRO 38: Proc. of the 38th MICRO, pages 245-256, 2005.
-
(2005)
MICRO 38: Proc. of the 38th MICRO
, pp. 245-256
-
-
Kyrman, M.1
-
11
-
-
4043157227
-
Reliability, Availability, and Serviceability (RAS) of the IBM eServer z990
-
M.L. Fair, C.R. Conklin, S. B. Swaney, P. J. Meaney, W.J. Clarke, L. C. Alves, I. N. Modi, F. Freier, W. Fischer, and N. E. Weber. Reliability, Availability, and Serviceability (RAS) of the IBM eServer z990. IBM Journal of Research and Development, 2004.
-
(2004)
IBM Journal of Research and Development
-
-
Fair, M.L.1
Conklin, C.R.2
Swaney, S.B.3
Meaney, P.J.4
Clarke, W.J.5
Alves, L.C.6
Modi, I.N.7
Freier, F.8
Fischer, W.9
Weber, N.E.10
-
12
-
-
58149131807
-
DDMR: Dynamic and Scalable Dual Modular Redundancy with Short Validation Intervals
-
Jul-Dec.
-
A. Golander, S. Weiss, and R. Ronen. DDMR: Dynamic and Scalable Dual Modular Redundancy with Short Validation Intervals. IEEE Computer Architecture Letters. Jul-Dec. 2008, 7(2).
-
(2008)
IEEE Computer Architecture Letters
, vol.7
, Issue.2
-
-
Golander, A.1
Weiss, S.2
Ronen, R.3
-
15
-
-
85008031236
-
MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research
-
Jan.
-
A. J. KleinOsowski and D. J. Lilja. MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. IEEE Computer Architecture Letters, Jan. 2002.
-
(2002)
IEEE Computer Architecture Letters
-
-
KleinOsowski, A.J.1
Lilja, D.J.2
-
17
-
-
25844485467
-
Characterization of simultaneous multithreading (SMT) efficiency in POWER5
-
July/Sept.
-
H. M. Mathis, A. E. Mericas, J. D. McCalpin, R. J. Eickemeyer, and S. R. Kunkel. Characterization of simultaneous multithreading (SMT) efficiency in POWER5. IBM Journal of R&D, July/Sept. 2005.
-
(2005)
IBM Journal of R&D
-
-
Mathis, H.M.1
Mericas, A.E.2
McCalpin, J.D.3
Eickemeyer, R.J.4
Kunkel, S.R.5
-
19
-
-
38849147587
-
INTACTE: An Interconnect Area, Delay, and Energy Estimation Tool for Microarchitectural Explorations
-
Rahul Nagpal, Arvind Madan, Amrutur Bhardwaj, and Y. N. Srikant. INTACTE: An Interconnect Area, Delay, and Energy Estimation Tool For Microarchitectural Explorations. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2007.
-
Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2007
-
-
Nagpal, R.1
Madan, A.2
Bhardwaj, A.3
Srikant, Y.N.4
-
22
-
-
0032597692
-
AR-SMT: A Microarchitectural Approach to Fault Tolerance in a Microprocessor
-
E. Rotenberg . AR-SMT: A Microarchitectural Approach to Fault Tolerance in a Microproce ssor. Proceedings of FTCS, 1999.
-
Proceedings of FTCS, 1999
-
-
Rotenberg, E.1
-
24
-
-
0036931372
-
Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic
-
P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. Proceedings of the 32nd DSN, Jun. 2002.
-
Proceedings of the 32nd DSN, Jun. 2002
-
-
Shivakumar, P.1
Kistler, M.2
Keckler, S.3
Burger, D.4
Alvisi, L.5
-
25
-
-
0034443570
-
Symbiotic jobscheduling for a simultaneous multithreaded processor
-
Allan Snavely and Dean M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreaded processor. In Proc. of 8th ASPLOS, 2000.
-
Proc. of 8th ASPLOS, 2000
-
-
Snavely, A.1
Tullsen, D.M.2
|