Power efficient approaches to redundant multithreading

IEEE Transactions on Parallel and Distributed Systems

Volumn 18, Issue 8, 2007, Pages 1066-1079

  Madan, Niti ^a   Balasubramonian, Rajeev ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

Dynamic frequency scaling; Heterogeneous chip multiprocessors; Power; Redundant multi threading (RMT); Reliability; Soft errors; Transient faults

Indexed keywords

COMPUTER SYSTEM RECOVERY; FAULT DETECTION; FAULT TOLERANT COMPUTER SYSTEMS; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS;

DYNAMIC FREQUENCY SCALING; REDUNDANT MULTI-THREADING; SOFT ERRORS; TRANSIENT FAULTS;

MICROPROCESSOR CHIPS;

EID: 34548212768     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2007.1090     Document Type: Article

References (28)

1. T. Austin, "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design," Proc. 32nd Ann. Int'l Symp. Microarchitecture (MICRO-32), Nov. 1999.
2. R. Balasubramonian, N. Muralimanohar, K. Ramani, and V. Venkatachalapathy, "Microarchitectural Wire Management for Performance and Power in Partitioned Architectures," Proc. 11th Int'l Symp. High-Performance Computer Architecture (HPCA-11), Feb. 2005.
3. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proc. 27th Int'l Symp. Computer Architecture (ISCA-27), pp. 83-94, June 2000.
4. D. Burger and T. Austin, "The Simplescalar Toolset, Version 2.0," Technical Report TR-97-1342, Univ. of Wisconsin-Madison, June 1997.
5. J.A. Butts and G. Sohi, "A Static Power Model for Architects," Proc. 33rd Ann. Int'l Symp. Microarchitecture (MICRO-33), Dec. 2000.
6. L. Clark, "Circuit Design of XScale Microprocessors," Proc. Symp. VLSI Circuits (Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits), June 2001.
7. M. Gomaa, C. Scarbrough, and T. Vijaykumar, "Transient-Fault Recovery for Chip Multiprocessors," Proc. 30th Int'l Symp. Computer Architecture (ISCA-30), June 2003.
8. M. Gomaa and T.N. Vijaykumar, "Opportunistic Transient Fault Detection," Proc. 32nd Int'l Symp. Computer Architecture (ISCA-32) June 2005.
9. E. Grochowski, R. Ronen, J. Shen, and H. Wang, "Best of Both Latency and Throughput," Proc. 22nd Int'l Conf. Computer Design (ICCD-22 Oct. 2004.
10. R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen, "Single ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction," Proc. 36th Ann. Int'l Symp. Microarchitecture (MICRO-36), Dec. 2003.
11. R. Kumar, V. Zyuban, and D. Tullsen, "Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling," Proc. 32nd Int'l Symp. Computer Architecture (ISCA-32), June 2005.
12. S. Kumar and A. Aggarwal, "Reduced Resource Redundancy for Concurrent Error Detection Techniques in High Performance Microprocessors," Proc. 12th Int'l Symp. High-Performance Computer Architecture (HPCA-12) Feb. 2006.
13. S. Kumar and A. Aggarwal, "Self-Checking Instructions-Reducing Instruction Redundancy for Concurrent Error Detection," Proc. 15th Int'l Conf. Parallel Architecture and Compilation Techniques (PACT '06) Sept. 2006.
14. S. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD '02), 2002.
15. C. McNairy and R. Bhatia, "Montecito: A Dual-Core, Dual-Thread Itanium Processor," IEEE Micro, vol. 25, no. 2, Mar./Apr. 2005.
16. S. Mukherjee, J. Emer, and S. Reinhardt, "The Soft-Error Problem: An Architectural Perspective," Proc. 11th Int'l Symp. High Performance Computer Architecture (HPCA-11), 2005.
17. S. Mukherjee, M. Kontz, and S. Reinhardt, "Detailed Design and Implementation of Redundant Multithreading Alternatives," Proc. 29th Int'l Symp. Computer Architecture (ISCA-29), May 2002.
18. S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, and T. Austin, "A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proc. 36th Ann. Int'l Symp. Microarchitecture (MICRO-36), Dec. 2003.
19. M. Rashid, E. Tan, M. Huang, and D. Albonesi, "Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance," Proc. 14th Int'l Conf. Parallel Architecture and Compilation Techniques (PACT '05), 2005.
20. J. Ray, J. Hoe, and B. Falsafi, "Dual Use of Superscalar Datapath for Transient-Fault Detection and Recovery," Proc. 34th Ann. Int'l Symp. Microarchitecture (MICRO-34), Dec. 2001.
21. S. Reinhardt and S. Mukherjee, "Transient Fault Detection via Simultaneous Multithreading," Proc. 27th Int'l Symp. Computer Architecture (ISCA-27), pp. 25-36, June 2000.
22. E. Rotenberg, "AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors," Proc. 29th Int'l Symp. Fault-Tolerant Computing (FTCS '99), June 1999.
23. G. Semeraro, G. Magklis, R. Balasubramonian, D. Albonesi, S. Dwarkadas, and M. Scott, "Energy Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling," Proc. Eighth Int'l Symp. High-Performance Computer Architecture (HPCA-8), pp. 29-40, Feb. 2002.
24. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi, "Modeling the Effect of Technology Trends on the Soft Error Rate of Combinatorial Logic," Proc. Int'l Conf. Dependable Systems and Networks (DSN '02), June 2002.
25. J. Smolens, J. Kim, J. Hoe, and B. Falsafi, "Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures," Proc. 37th Ann. Int'l Symp. Microarchitecture (MICRO-37), Dec. 2004.
26. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm, "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," Proc. 23rd Int'l Symp. Computer Architecture (ISCA-23), May 1996.
27. T. Vijaykumar, I. Pomeranz, and K. Cheng, "Transient-Fault Recovery via Simultaneous Multithreading," Proc. 29th Int'l Symp. Computer Architecture (ISCA-29), May 2002.
28. N. Wang, J. Quek, T. Rafacz, and S. Patel, "Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline," Proc. Int'l Conf. Dependable Systems and Networks (DSN '04), June 2004.