The case for a single-chip multiprocessor

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 31, Issue 9, 1996, Pages 2-11

  Olukotun, Kunle ^a   Nayfeh, Basem A ^a   Hammond, Lance ^a   Wilson, Ken ^a   Chang, Kunyung ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 17044375510     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/248209.237140     Document Type: Article

References (25)

1. S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C.-W. Tseng, "An overview of the SUIF compiler for scalable parallel machines," Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Compiler, San Francisco, 1995.
2. S. Amarasinghe et.al., "Hot compilers for future hot chips," presented at Hot Chips VII, Stanford, CA, 1995.
3. D. W. Anderson, F. J. Sparacio, and R. M. Tomasulo, "The IBM System/360 model 91: Machine philosophy and instruction-handling," IBM Journal of Research and Development, vol. 11, pp. 8-24, 1967.
4. W. Bowhill et. al., "A 300MHz 64b quad-issue CMOS microprocessor," IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 182-183, San Francisco, CA, 1995.
5. E. Bugnion, J. Anderson, T. Mowry, M. Rosenblum, and M. Lam. "Compiler-Directed Page Coloring for Multiprocessors," Proceedings Seventh International Symp. Architectural Support for Programming Languages and Operating Systems (ASPLOS VII), October 1996.
6. "Chart watch: RISC processors," Microprocessor Report, vol. 10, no. 1, p. 22, January, 1996.
7. T. Conte, K. Menezes, P. Mills, and B. Patel, "Optimization of instruction fetch mechanisms for high issue rates," Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 333-344, Santa Margherita Ligure, Italy, June, 1996.
8. D. Dobberpuhl et. al., "A 200-MHz 64-b dual-issue CMOS microprocessor," IEEE Journal of Solid-State Circuits, vol. 27, pp. 1555-1557, 1992.
9. Don Drappper, "The interconnect nightmare," IEEE International Solid-State Circuits Conference Digest of Technical Papers, p. 278, San Francisco, CA, 1996.
10. K. Farkas, N. Jouppi, and P. Chow, "Register file considerations in dynamically scheduled processors," Proceedings of the 2nd Int. Symp. on High-Performance Computer Architecture, pp. 40-51, San Jose, CA, February, 1996.
11. J. Hennessy and N. Jouppi, "Computer technology and architecture: an evolving interaction," IEEE Computer Magazine, vol. 24, no. 1, pp. 18-29, 1991.
12. J. L. Hennessy and D. A. Patterson, Computer Architecture A Quantitative Approach 2nd Edition. San Francisco, California: Morgan Kaufman Publishers, Inc., 1996.
13. M. Johnson, Superscalar Microprocessor Design. Englewood Cliffs, NJ: Prentice Hall, Inc., 1991
14. J. Lotz, G. Lesartre, S. Naffzinger, and D. Kipp, "A quad issue out-of-order RISC CPU," IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 210-211, San Francisco, CA, 1996.
15. S. McFarling, "Combining branch predictors," WRL Technical Note TN-36, Digital Equipment Corporation, 1993.
16. B. A. Nayfeh, L. Hammond, and K. Olukotun, "Evaluating alternatives for a multiprocessor microprocessor," Proceedings of 23rd Int. Symp. Computer Architecture, pp. 66-77, Philadelphia, PA, 1996.
17. J. Ousterhout, "Why aren't operating systems getting faster as fast as hardware?," Summer 1990 USENIX Conference, pp. 247-256, June 1990.
18. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta, "The SimOS approach," IEEE Parallel and Distributed Technology, vol. 4, no. 3, 1995.
19. M. Rosenblum, E. Bugnion, S. Herrod, E. Witchel, and A. Gupta, "The impact of architectural trends on operating system performance," Proceedings of 15th ACM symposium on Operating Systems Principles, Colorado, December, 1995.
20. G. Sohi and M. Franklin, "High Bandwidth Data Memory Systems for Superscalar Processors," Proceedings of 4th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV), pp. 53-62, April, 1991.
21. J. E. Thornton, "Parallel operation in the Control Data 6600," Proceedings of Spring Joint Computer Conference, 1964.
22. D. W. Wall, "Limits of Instruction-Level Parallelism," Digital Western Research Laboratory, WRL Research Report 93/ 6, November 1993.
23. S. C. Woo, M. Ohara, E. Torrie, J.P. Singh and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations", 22nd Annual Int. Symp. Computer Architecture, Santa Margherita, Italy, June 1995.
24. K. Yeager et. al., "R10000 Superscalar Microprocessor," presented at Hot Chips VII, Stanford, CA, 1995.
25. J. Zurawski, J. Murray and P. Lemmon, "The design and verification of the AlphaStation 600 5-series workstation," Digital Technical Journal, vol. 7, no. 1, pp. 89-99, 1995.