A performance-correctness explicitly-decoupled architecture

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 306-317

  Garg, Alok ^a   Huang, Michael C ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECOUPLED ARCHITECTURE; HIGH QUALITY; MOUNTING PROCESS; OPERATING PARAMETERS; OPTIMIZATION TECHNIQUES; PERFORMANCE ENHANCEMENTS; PREFETCHING; PROCESSOR DESIGN; SYSTEM COMPLEXITY; SYSTEM DESIGN; TEMPERATURE VARIATION; WHOLE SYSTEMS;

OPTIMIZATION;

EID: 66749169976     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771800     Document Type: Conference Paper

References (42)

1. C. Bazeghi, F. Mesa-Martinez, and J. Renau, "μComplexity: Estimating Processor Design Effort," in Proc. Int'l Symp. on Microarch., Dec. 2005.
2. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter Variations and Impact on Circuits and Microarchitecture," in Proc. Design Automation Conf., Jun. 2003, pp. 338-342.
3. T. Austin, "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design," in Proc. Int'l Symp. on Microarch., Nov. 1999, pp. 196-207.
4. M. Martin, M. Hill, and D. Wood, "Token Coherence: Decoupling Performance and Correctness," in Proc. Int'l Symp. on Comp. Arch., Jun. 2003, pp. 182-193.
5. C. Zilles and G. Sohi, "Master/Slave Speculative Parallelization," in Proc. Int'l Symp. on Microarch., Nov. 2002, pp. 85-96.
6. J. Smith, "Decoupled Access/Execute Computer Architectures," ACM Transactions on Computer Systems, vol. 2, no. 4, pp. 289-308, Nov. 1984.
7. K. Sundaramoorthy, Z. Purser, and E. Rotenberg, "Slipstream Processors: Improving both Performance and Fault Tolerance," in Proc. Int'l Conf. on Arch. Support for Prog. Lang and Operating Systems, Nov. 2000, pp. 257-268.
8. A. Garg and M. Huang, "A Performance-Correctness Explicitly-Decoupled Architecture," Department of Electrical & Computer Engineering, University of Rochester, Technical Report, 2008.
9. H. Zhou, "Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window," in Proc. Int'l Conf. on Parallel Arch and Compilation Techniques, Sep. 2005, pp. 231-242.
10. R. Muth, S. Debray, S. Watterson, and K. D. Bosschere, "alto: A Link-Time Optimizer for the Compaq Alpha," Software: Practices and Experience, vol. 31, no. 1, pp. 67-101, Jan. 2001.
11. O. Mutlu, K. Hyesoon, and Y. Patt, "Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns," in Proc. Int'l Symp. on Microarch., Dec. 2005, pp. 233-244.
12. O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt, "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors," in Proc. Int'l Symp. on High-Perf. Comp. Arch., Feb. 2003, pp. 129-140.
13. Alpha 2I264/EV6 Microprocessor Hardware Reference Manual, Compaq Computer Corporation, Sep. 2000, order number: DS-0027B-TE.
14. I. Kim and M. Lipasti, "Understanding Scheduling Replay Schemes," in Proc. Int'l Symp. on High-Perf. Comp. Arch., Feb. 2004, pp. 198-209.
15. D. Burger and T. Austin, "The SimpleScalar Tool Set, Version 2.0," Computer Sciences Department, University of Wisconsin-Madison, Technical Report 1342, Jun. 1997.
16. S. Sair and M. Charney, "Memory Behavior of the SPEC2000 Benchmark Suite," IBM T. J. Watson Research Center, Technical Report, Oct. 2000.
17. J. Tendler, J. Dodson, J. Fields, H. Le, and B. Sinharoy, "POWER4 System Microarchitecture," IBM Journal of Research and Development, vol. 46, no. 1, pp. 5-25, Jan. 2002.
18. F. Mesa-Martinez and J. Renau, "Effective Optimistic-Checker Tandem Core Design Through Architectural Pruning," in Proc. Int'l Symp. on Microarch., Dec. 2007, pp. 236-248.
19. B. Greskamp and J. Torrellas, "Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking," in Proc. Int'l Conf. on Parallel Arch. and Compilation Techniques, Sep. 2007, pp. 213-224.
20. Z. Purser, K. Sundaramoorthy, and E. Rotenberg, "A Study of Slipstream Processors," in Proc. Int'l Symp. on Microarch., Dec. 2000, pp. 269-280.
21. R. Barnes, E. Nystrom, J. Sias, S. Patel, N. Navarro, and W. Hwu, "Beating In-Order Stalls with "Flea-Flicker" Two-Pass Pipelining," in Proc. Int'l Symp. on Microarch., Dec. 2003, pp. 387-398.
22. I. Ganusov and M. Burtscher, "On the Importance of Optimizing the Configuration of Stream Prefetchers," in Proceedings of the 2005 Workshop on Memory System Performance, Jun. 2005, pp. 54-61.
23. T. Austin, D. Blaauw, T. Mudge, and K. Flautner, "Making Typical Silicon Matter with Razor," IEEE Computer, vol. 37, no. 3, pp. 57-65, Mar. 2004.
24. M. Dubois and Y. Song, "Assisted execution," Department of Electrical Engineering, University of Southern California, Technical Report, 1998.
25. M. Annavaram, J. Patel, and E. Davidson, "Data Prefetching by Dependence Graph Precomputation," in Proc. Int'l Symp. on Comp. Arch., Jun. 2001, pp. 52-61.
26. C. Luk, "Tolerating Memory Latency Through Software-Controlled Pre-execution in Simultaneous Multithreading Processors," in Proc. Int'l Symp. on Comp. Arch., Jun. 2001, pp. 40-51.
27. C. Zilles and G. Sohi, "Execution-Based Prediction Using Speculative Slices," in Proc. Int'l Symp. on Comp. Arch., Jun. 2001, pp. 2-13.
28. R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt, "Simultaneous Subordinate Microthreading (SSMT)," in Proc. Int'l Symp. on Comp. Arch., May 1999, pp. 186-195.
29. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery, and J. Shen, "Speculative Precomputation: Long-range Prefetching of Delinquent Loads," in Proc. Int'l Symp. on Comp. Arch., Jun. 2001, pp. 14-25.
30. A. Roth and G. Sohi, "Speculative Data-Driven Multithreading," in Proc. Int'l Symp. on High-Perf. Comp. Arch., Jan. 2001, pp. 37-48.
31. A. Moshovos, D. Pnevmatikatos, and A. Baniasadi, "Slice-processors: an Implementation of Operation-Based Prediction," in Proc. Int'l Conf. on Su-percomputing, Jun. 2001, pp. 321-334.
32. A. Farcy, O. Temam, R. Espasa, and T. Juan, "Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes," in Proc. Int'l Symp. on Microarch., Nov.-Dec. 1998, pp. 59-68.
33. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas, "Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures," in Proc. Int'l Symp. on Microarch., Dec. 2000, pp. 245-257.
34. A. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, and E. Rotenberg, "A Large, Fast Instruction Window for Tolerating Cache Misses," in Proc. Int'l Symp. on Comp. Arch., May 2002, pp. 59-70.
35. E. Torres, P. Ibanez, V. Vinals, and J. Llaberia, "Store Buffer Design in First-Level Multibanked Data Caches," in Proc. Int'l Symp. on Comp. Arch., Jun. 2005, pp. 469-480.
36. A. Gandhi, H. Akkary, R. Rajwar, S. Srinivasan, and K. Lai, "Scalable Load and Store Processing in Latency Tolerant Processors," in Proc. Int'l Symp. on Comp. Arch., Jun. 2005, pp. 446-457.
37. H. Akkary, R. Rajwar, and S. Srinivasan, "Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors," in Proc. Int'l Symp. on Microarch., Dec. 2003, pp. 423-434.
38. S. Sethumadhavan, R. Desikan, D. Burger, C. Moore, and S. Keckler, "Scalable Hardware Memory Disambiguation for High ILP Processors," in Proc. Int'l Symp. on Microarch., Dec. 2003, pp. 399-410.
39. J. Dundas and T. Mudge, "Improving Data Cache Performance by Pre-Executing Instructions Under a Cache Miss," in Proc. Int'l Conf. on Super-computing, Jul. 1997, pp. 68-75.
40. L. Ceze, K. Strauss, J. Tuck, J. Renau, and J. Torrellas, "CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction," IEEE TCCA Computer Architecture Letters, vol. 3, Dec. 2004.
41. N. Kirman, M. Kirman, M. Chaudhuri, and J. Martinez, "Checkpointed Early Load Retirement," in Proc. Int'l Symp. on High-Perf. Comp. Arch., Feb. 2005, pp. 16-27.
42. S. Balakrishnan and G. Sohi, "Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs," in Proc. Int'l Symp. on Comp. Arch., Jun. 2006, pp. 302-313.