Fault tolerance through re-execution in multiscalar architecture

Proceedings of the 2002 International Conference on Dependable Systems and Networks

Volumn , Issue , 2000, Pages 482-491

  Rashid, Faisal ^a   Saluja, Kewal K ^a   Ramanathan, Parameswaran ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

Dynamic configuration; Fault tolerance; Multiscalar architecture; Re execution; Static configuration; Time redundancy

Indexed keywords

MULTISCALAR ARCHITECTURE; RE-EXECUTION; TIME REDUNDANCY;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; INTEGRATED CIRCUITS; PERFORMANCE; REDUNDANCY; TRANSISTORS;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0034590713     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICDSN.2000.857579     Document Type: Conference Paper

References (9)

1. S. E. Breach, Design and Evaluation Of A Multiscalar Processor, PhD thesis, University of Wisconsin - Madison, 1998.
2. M. Franklin, The Multiscalar Architecture, PhD thesis, University of Wisconsin-Madison, 1993.
3. M. Franklin, "A study of time redundant fault tolerance techniques for superscalar processors," In The IEEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, 1995.
4. C. Gong, R. Melhem, and R. Gupta, "Loop transformations for fault detection in regular loops on massively parallel systems," IEEE Transactions on Parallel and Distributed Systems, vol. 7, No. 12, pp. 1238-1249, December 1996.
5. D. K. Pradhan, editor, Fault-Tolerant Computer System Design, Prentice Hall, 1996.
6. E. Rotenberg, "AR-SMT: A microarchitectural approach to fault tolerance in microprocessors," In The Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, pp. 84-91, June 1999.
7. N. Saxena and E. McCluskey, "Dependable adaptive computing systems - the ROAR project," In International Conference on Systems, Man, and Cybernetics, pp. 2172-2177, October 1998.
8. J. E. Smith and G. Sohi, "The microarchitecture of superscalar processors," In Proceedings of the IEEE, pp. 1609-1624, December 1995.
9. G. Sohi, S. Breach, and T. N. Vijaykumar, "Multiscalar processors," In 22nd International Symposium on Computer Architecture, pp. 414-425, June 1995.