IP-based methodology for analog design flow: Application on neuromorphic engineering

2008 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA

Volumn , Issue , 2008, Pages 343-346

  Levi, T ^a   Lewis, N ^a   Tomas, J ^a   Fouillat, P ^a  

^a UNIVERSITÉ DE BORDEAUX   (France)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ARTIFICIAL INTELLIGENCE; CMOS INTEGRATED CIRCUITS; INTELLECTUAL PROPERTY; INTERNET PROTOCOLS; TECHNOLOGY;

ANALOG AND MIXED SIGNAL; ANALOG DESIGNS; ANALOG IP; CASE STUDIES; COMPLETE SYSTEMS; DESIGN CYCLES; NEUROMORPHIC ENGINEERING; SPIKING NEURAL NETWORKS;

NEURAL NETWORKS;

EID: 52449110007     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NEWCAS.2008.4606391     Document Type: Conference Paper

References (11)

1. Model taxonomy version 2.1 (SLD 2 2.1), VSI Alliance™, 2001
2. S. Saïghi, Y. Bomas, J. Tomas, S. Renaud, "Neuromimetic ICs and System for Parameters Extraction in Biological Neuron Models", Proceedings ISCAS 2006, pp.4207-4210, Island of Kos, Greece, May 2006.
3. Y. Bornat, J. Tomas, S. Saïghi, S. Renaud, "BiCMOS Analog Integrated Circuits for Embedded Spiking Neural Networks", Proceedings DCIS 2005, Lisbon, Portugal, November 2005
4. A.L. Hodgkin, A.F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve", Journal of Physiology, 1952
5. S. Renaud, J. Tomas, Y. Bornat, A. Daouzli, S. Saïghi, "Neuromimetic ICs with analog cores: an alternative for simulating spiking neural networks", International Symposium on Circuits And Systems 2007, pp 3355-3358, New-Orleans, USA, May 2007
6. http://neurom.orphic.ims-bordeaux.fr
7. T. Levi, N. Lewis, J. Tomas, P. Fouillat, "IP-based design for analogue ASICs: A case study", IP-based SoC Design Conference 2006, Grenoble, France, December 6-7 2006, pp. 135-139, May 2007
8. Z. Li, L. Luo, J. Yuan, "A Study on Analog IP Blocks for Mixed-Signal SoC", Proceedings ASIC, pp.564-567, Beijing, China, October 2003
9. I. O'Connor, F. Tissafi-Drissi, G. Révy, F. Gaffiot, "UML/XML-based approach to hierarchical AMS synthesis", Proceedings FDL 2005, Lausanne, Switzerland, September 2005
10. N. Martinez Madrid, E. Peralías, A. Acosta, A. Rueda, "Analog/MixedSignal IP modelling for design reuse", DATE Conference, Munich, Germany, 2001
11. T. Levi, J. Tomas, N. Lewis, P. Fouillat, "Resizing methodology for CMOS analog circuits", SPIE Microtechnologies for the New Millenium 2007, Maspalomas, Gran Canaria, Spain, May 2007