Compact Low-Power Calibration Mini-DACs for Neural Arrays with Programmable Weights

IEEE Transactions on Neural Networks

Volumn 14, Issue 5, 2003, Pages 1207-1216

  Linares Barranco, Bernabé ^a   Serrano Gotarredona, Teresa ^a   Serrano Gotarredona, Rafael ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

Analog design; Calibration; Current splitters; Digital to analog converters; Fuzzy circuits; Neural networks; Subthreshold; Weak inversion

Indexed keywords

CALIBRATION; COMPUTER SIMULATION; DIGITAL CONTROL SYSTEMS; DIGITAL TO ANALOG CONVERSION; FIELD PROGRAMMABLE GATE ARRAYS; FUZZY CONTROL; TRANSISTORS;

ANALOG DESIGN; CURRENT SPLITTERS;

NEURAL NETWORKS;

EID: 0242443320     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2003.816370     Document Type: Article

References (11)

1. K. Bult and J. G. M. Geelen, "An inherently linear and compact MOST-only current division technique," IEEE J. Solid-State Circuits, vol. 27, pp. 1730-1735, Dec. 1992.
2. G. B. Jackson, S. V. Awsare, L. D. Engh, P. Holzmann, O. C. Kao, C. R. Palmer, A. Raina, C. M. Liu, and A. V. Kordesch, "An analog record, playback, and processing system on a chip for mobile communications devices," IEEE J. Solid-State Circuits, vol. 35, pp. 446-449, Mar. 2000.
3. R. R. Harrison, J. A. Bragg, P. Hasler, B. A. Minch, and S. P. Deweerth, "A CMOS programmable analog memory cell array using floating-gate circuits," IEEE Trans. Circuits Syst. II, vol. 48, pp. 4-11, Jan. 2001.
4. H. Ballan and M. Declerq, High Voltage Devices and Circuits in Standard CMOS Technologies. Dordrecht, The Netherlands: Kluwer, 1999.
5. C. C. Enz and E. A. Vittoz, "CMOS low-power analog circuit design," in Proc. Int. Symp. Circuits Syst., Tutorials, ch. 1.2, 1996, pp. 79-132.
6. E. Vittoz, "Micropower techniques," in Design of VLSI Circuits for Telecommunication and Signal Processing, J. Franca and Y. Tsividis, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1994.
7. A. G. Andreou and K. A. Boahen, "Translinear circuits in subthreshold MOS," J. Analog Integrated Circuits Signal Processing, vol. 9, pp. 141-166, 1996.
8. T. Serrano-Gotarredona and B. Linares-Barranco, "Systematic width-and-length dependent CMOS transistor mismatch characterization and simulation," in Analog Integrated Circuits and Signal Processing. Dordrecht, The Netherlands: Kluwer, 1999, vol. 21, pp. 271-296.
9. W. Gerstner, "Spiking neurons," in Pulsed Neural Networks, W. Maas and C. M. Bishop, Eds. Cambridge, MA: MIT Press, 1999, ch. 1, pp. 3-53.
10. E. Culurciello, R. Etienne-Cummings, and K. A. Boahen, "A biomorphic digital image sensor," IEEE J. Solid-State Circuits, vol. 38, pp. 281-294, Fe. 2003.
11. T. Serrano-Gotarredona, A. G. Andreou, and B. Linares-Barranco, "AER image filtering architecture for vision processing systems," IEEE Trans. Circuits Syst. II, vol. 46, pp. 1064-1071, Sept. 1999.