Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing

Embedded Systems Week 2010 - Proceedings of the 8th IEEE/ACM/IFIP International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CODES+ISSS'2010

Volumn , Issue , 2010, Pages 13-22

  Coole, James ^a   Stitt, Greg ^a  

^a University of Florida   (United States)

Author keywords

FPGA; Intermediate fabrics; Placement and routing; Speedup; Virtualization

Indexed keywords

FPGA; INTERMEDIATE FABRICS; PLACEMENT AND ROUTING; SPEEDUP; VIRTUALIZATIONS;

COMPUTER SOFTWARE PORTABILITY; DESIGN; EMBEDDED SOFTWARE; EQUIPMENT; COMPUTER HARDWARE; INTEROPERABILITY;

EMBEDDED SYSTEMS; COMPUTER SOFTWARE PORTABILITY;

EID: 78650654800     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1878961.1878966     Document Type: Conference Paper

References (36)

1. P. Athanas, J. Bowen, T. Dunham, C. Patterson, J. Rice, M. Shelburne, J. Suris, M. Bucciero, and J. Graf, "Wires on demand: Run-time communication synthesis for reconfigurable computing, " in FPL '07: International Conference on Field Programmable Logic and Applications, Aug. 2007, pp. 513-516.
2. A. C. S. Beck and L. Carro, "A VLIW low power java processor for embedded applications, " in SBCCI '04: Proceedings of the 17th Symposium on Integrated Circuits and System Design. New York, NY, USA: ACM, 2004, pp. 157-162.
3. J. Becker, T. Pionteck, C. Habermann, and M. Glesner, "Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture, " in VLSI '01: Proceedings of IEEE Computer Society Workshop on VLSI, May 2001, pp. 41-46.
4. V. Betz. The FPGA place and route challenge. http://www.eecg.toronto.edu/ ~vaughn/challenge/challenge.html.
5. V. Betz and J. Rose, "VPR: A new packing, placement and routing tool for FPGA research, " in FPL '97: Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. London, UK: Springer-Verlag, 1997, pp. 213-222.
6. T. J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek, "Fast module mapping and placement for datapaths in FPGAs, " in FPGA '98: Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays. New York, NY, USA: ACM, 1998, pp. 123-132.
7. K. Compton and S. Hauck, "Totem: Custom reconfigurable array generation, " in FCCM'01: Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines 2001, pp. 111-119.
8. S. Craven and P. Athanas, "Examining the viability of FPGA supercomputing, " EURASIP J. Embedded Syst., vol. 2007, no. 1, pp. 13-20, 2007.
9. A. DeHon, "The density advantage of configurable computing, " Computer, vol. 33, no. 4, pp. 41-49, 2000.
10. Y. Dong, Y. Dou, and J. Zhou, "Optimized generation of memory structure in compiling window operations onto reconfigurable hardware, " in ARC, 2007, pp. 110-121.
11. C. Ebeling, D. C. Cronquist, and P. Franklin, "Rapid - reconfigurable pipelined datapath, " in FPL '96: Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers. London, UK: Springer-Verlag, 1996, pp. 126-135.
12. K. Eguro and S. Hauck, "Armada: timing-driven pipeline-aware routing for FPGAs, " in FPGA '06: Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, 2006, pp. 169-178.
13. R. Fung, V. Betz, and W. Chow, "Simultaneous short-path and longpath timing optimization for FPGAs, " in ICCAD '04: Proceedings of the 2004 IEEE/ACM International Conference on Computer-aided design, 2004, pp. 838-845.
14. Z. Guo, B. Buyukkurt, andW. Najjar, "Input data reuse in compiling window operations onto reconfigurable hardware, " in LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, 2004, pp. 249-256.
15. S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "Spark: a high-level synthesis framework for applying parallelizing compiler transformations, " in VLSI'03: Proceedings of the 16th International Conference on VLSI Design, Jan. 2003, pp. 461-466.
16. M. Hammerquist and R. Lysecky, "Design space exploration for application specific FPGAs in system-on-a-chip designs, " in SOC '08: Proceedings of the IEEE International SOC Conference, Sept. 2008, pp. 279-282.
17. Impulse Accelerated Technologies, Inc. Impulse CoDeveleoper. 2010. http://www.impulseaccelerated.com/products.htm.
18. A. K. Jones, R. Hoare, D. Kusic, J. Fazekas, and J. Foster, "An fpgabased vliw processor with custom hardware execution, " in FPGA '05: Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, 2005, pp. 107-117.
19. N. Kapre, N. Mehta, M. deLorimier, R. Rubin, H. Barnor, M. J. Wilson, M. Wrighton, and A. DeHon, "Packet-switched vs. time-multiplexed FPGA overlay networks, " in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 2006.
20. A. Koch, "Structured design implementation: a strategy for implementing regular datapaths on FPGAs, " in FPGA '96: Proceedings of the 1996 ACM fourth international symposium on Fieldprogrammable gate arrays, 1996, pp. 151-157.
21. R. Lysecky, F. Vahid, and S. X.-D. Tan, "Dynamic fpga routing for just-in-time fpga compilation, " in DAC '04: Proceedings of the 41st Annual Conference on Design Automation, 2004, pp. 954-959.
22. R. Lysecky, F. Vahid, and S. X. D. Tan, "A study of the scalability of on-chip routing for just-in-time FPGA compilation, " in FCCM '05: Proceedings of the 13th Annual IEEE Symposium on Field- Programmable Custom Computing Machines, 2005, pp. 57-62.
23. A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Hutchings, "A reconfigurable arithmetic array for multimedia applications, " in FPGA '99: Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, 1999, pp. 135-143.
24. L. McMurchie and C. Ebeling, "Pathfinder: a negotiation-based performance-driven router for FPGAs, " in FPGA '95: Proceedings of the 1995 ACM Third International Symposium on Field Programmable Gate Arrays, 1995, pp. 111-117.
25. S. Merchant, et al., "Strategic challenges for application development productivity in reconfigurable computing, " in NAECON '08: Proceedings of the IEEE National Aerospace and Electronics Conference, July 2008.
26. Mitrionics, Inc. The Mitrion Virtual Processor. 2010. http://www.mitrionics.com/?page=mitrion-virtual-processor.
27. C. Mulpuri and S. Hauck, "Runtime and quality tradeoffs in FPGA placement and routing, " in FPGA '01: Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, 2001, pp. 29-36.
28. B. E. Nelson, M. J. Wirthlin, B. L. Hutchings, P. M. Athanas, and S. Bohner, "Design productivity for configurable computing, " in ERSA '08: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 2008, pp. 57-66.
29. NSF Center for High-Performance Reconfigurable Computing. FPGA tool-flow studies workshop hosted by CHREC. June 2008http://www.chrec.org/ftsw/.
30. L. Sekanina, Evolvable Systems: From Biology to Hardware. Springer Berlin/Heidelberg, 2003, ch. Virtual Reconfigurable Circuits for Real- World Applications of Evolvable Hardware, pp. 116-137.
31. A. Sharma, S. Hauck, and C. Ebeling, "Architecture-adaptive routability-driven placement for FPGAs, " International Conference on Field Programmable Logic and Applications, pp. 427-432, 2005.
32. S. Shukla, N. W. Bergmann, and J. Becker, "Quku: A two-level reconfigurable architecture, " in ISVLSI '06: Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, 2006, p. 109.
33. G. Stitt and F. Vahid, "Energy advantages of microprocessor platforms with on-chip configurable logic, " IEEE Design & Test, vol. 19, no. 6, pp. 36-43, 2002.
34. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon, "HSRA: highspeed, hierarchical synchronous reconfigurable array, " in FPGA '99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, 1999, pp. 125-134.
35. F. Vahid, G. Stitt, and R. Lysecky, "Warp processing: Dynamic translation of binaries to FPGA circuits, " Computer, vol. 41, no. 7, pp. 40-46, July 2008.
36. J. Wang, Q. Chen, and C. Lee, "Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware, " Computers & Digital Techniques, IET, vol. 2, no. 5, pp. 386-400, September 2008.