Examining the viability of FPGA supercomputing

Eurasip Journal on Embedded Systems

Volumn 2007, Issue , 2007, Pages

  Craven, Stephen ^a   Athanas, Peter ^a  

^a State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33846818766     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2007/93652     Document Type: Article

References (51)

1. K. Compton kati@ece.northwestern.edu S. Hauck hauck@ee.washington.edu Reconfigurable computing: a survey of systems and software. ACM Computing Surveys 34 2 2002 171 210
2. K. Puttegowda W. Worek P. Pappas A. Dandapani P. Athanas A. Dickerman A run-time reconfigurable system for gene-sequence searching. Proceedings of the 16th International Conference on VLSI Design New Delhi, India 2003 561 566
3. TimeLogic DeCypher Engine G4. 2006, http://www.timelogic.com/ decypher_engine.html
4. R. Tessier W. Burleson Reconfigurable computing for digital signal processing: a survey. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 28 1-2 2001 7 27
5. C. Patterson High performance DES encryption in virtex(tm) FPGAs using Jbits(tm). Proceedings of the 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '00) Napa Valley, Calif, USA 2000 113
6. R. Sinnappan S. Hazelhurst A reconfigurable approach to packet filtering. Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL '01) Lecture Notes in Computer Science 2147 Belfast, Northern Ireland, UK 2001 638 642
7. J. Jean jjean@cs.wright.edu X. Liang xliang@cs.wright.edu B. Drozd bdrozd@cs.wright.edu K. Tomko ktomko@cs.wright.edu Accelerating an IR automatic target recognition application with FPGAs. Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCMM '99) 1999 Napa Valley, Calif, USA 290 291
8. Z. K. Baker V. K. Prasanna Time and area efficient pattern matching on FPGAs. Proceedings of the 12th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '04) Monterey, Calif, USA 2004 223 232
9. SRC SRC-7 Product Sheet. 2006, http://www.srccomp.com/Product20Sheets/
10. A. Vance Start-up could kick Opteron into overdrive. The Register 2006
11. G. Woods Cray ARSC presentation FPGA. Proceedings of ARSC High-Performance Reconfigurable Computing Workshop Fairbanks, Ala, USA 2005
12. J. Collins G. Kent J. Yardley Using the starbridge systems FPGA-based hypercomputer for cancer research. Proceedings of the 7th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '04) Washington, DC, USA 2004
13. SGI Extraordinary acceleration of workflows with reconfigurable application-specific computing from SGI. White Paper Silicon Graphics Mountain View, Calif, USA 2004
14. Y. Dou yongdou@163.net S. Vassiliadis S.Vassiliadis@EWI.TUDelft.NL G. K. Kuzmanov G.Kuzmanov@EWI.TUDelft.NL G. N. Gaydadjiev G.N.Gaydadjiev@EWI.TUDelft. NL 64-bit floating-point FPGA matrix multiplication. Proceedings of the 13th ACM/SIGDA ACM International Symposium on Field Programmable Gate Arrays (FPGA '05) Monterey, Calif, USA 2005 86 95
15. M. C. Smith J. S. Vetter S. R. Alam Scientific computing beyond CPUs: FPGA implementations of common scientific Kernels. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05) Washington, DC, USA 2005
16. E. Stahlberg K. Wohlever D. Strenski "Defining reconfigurable supercomputing" Status Report of the OpenFPGA Initiative: Effort in FPGA Application Standardization. Cray User Group, Seattle, Wash, USA, May 2006
17. K. Turkington K. Masselos G. A. Constantinides P. Leong FPGA acceleration of the LINPACK benchmark using handel-C and the celoxica floating point library. Proceedings of the 9th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '06) Washington, DC, USA 2006
18. W. Bohm H. Hammes A transformational approach to high performance embedded computing. Proceedings of High Performance Embedded Computing (HPEC '04) Lexington, Mass, USA 2004
19. K. Underwood W. Ligon III R. Sass An analysis of the cost effectiveness of an adaptable computing cluster. Cluster Computing 7 2004 4 357 371
20. D. Bennett E. Dellinger J. Mason P. Sundarajan An FPGA-oriented target language for HLL compilation. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06) Urbana, Ill, USA 2006
21. M. Smith J. Vetter S. Alam Scientific computing beyond CPUs: FPGA implementations of common scientific Kernels. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05) Washington, DC, USA 2005
22. D. Shand R. Chamberlain D. Denning E. Lord A study into implementing the lattice Boltzmann floating point model with reconfigurable computing. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06) Urbana, Ill, USA 2006
23. R. Scrofano M. Gokhale F. Trouw V. K. Prasanna A hardware/software approach to molecular dynamics on reconfigurable computers. Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '06) Napa, Calif, USA 2006 23 34
24. V. Kindratenko D. Pointer A case study in porting a production scientific supercomputing application to a reconfigurable computer. Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '06) Napa, Calif, USA 2006 13 22
25. M. Smith S. Alam P. Agarwal J. Vetter D. Caliga A task-based development model for accelerating large-scale scientific applications on FPGA-based reconfigurable computing platforms. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06) Urbana, Ill, USA 2006
26. V. Kindratenko First-hand experience on porting MATPHOT code to SRC platform. Proceedings of Reconfigurable Systems Summer Institute (RSSI '06) Urbana, Ill, USA 2006
27. E. El-Araby esam@gwu.edu T. El-Ghazawi tarek@gwu.edu J. Le Moigne kgaj@gmu.edu K. Gaj lemoigne@backserv.gsfc.nasa.gov Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer. Proceedings of IEEE International Conference on Field-Programmable Technology (FPT '04) Brisbane, Queensland, Australia 2004 399 402
28. S. Akella D. A. Buell L. E. Cordova J. Hammes The DARPA data transposition Benchmark on a reconfigurable computer. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05) Washington, DC, USA 2005
29. E. El-Araby M. Taher T. El-Ghazawi M. Abouellail N. Sastry K. Gaj Efficient implementation of a string matching algorithm for SRC and cray reconfigurable computers. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05) Washington, DC, USA 2005
30. K. Gaj T. El-Ghazawi D. Poznanovic Development and maintenance of user libraries for SRC reconfigurable computers. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05) Washington, DC, USA 2005
31. H. Meuer J. Dongarra E. Strohmaier Top 500 List. 2005, http://www.top500.org/
32. K. D. Underwood kdunder@sandia.gov K. S. Hemmert kshemme@sandia.gov Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance. Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '04) Napa, Calif, USA 2004 219 228
33. L. Zhuo lzhuo@usc.edu V. K. Prasanna prasanna@usc.edu Design tradeoffs for BLAS operations on reconfigurable hardware. Proceedings of the International Conference on Parallel Processing (ICPP '05) Oslo, Norway 2005 78 86
34. C. H. Ho M. P. Leong P. H. W. Leong J. Becker M. Glesner Rapid prototyping of FPGA based floating point DSP systems. Proceedings of the 13th IEEE International Workshop on Rapid System Prototyping (RSP '02) Darmstadt, Germany 2002 19 24
35. Xilinx Floating-point Operator v2.0 Datasheet. 2006
36. ClearSpeed Advance Accelerator Board Product Brief. 2006, http://www.clearspeed.com/docs/resources/
37. ClearSpeed Low volume price quote on Advance Accelerator Board. Email correspondence, 2006
38. T. Chen R. Raghavan J. Dale E. Iwata Cell Broadband Engine Architecture and its first implementation. IBM DevelopWorks, 2005
39. Merrill Lynch Playstation 3 slippage looking more likely - implications. Technology Strategy Report
40. L. Kahney System X faster, but falls behind. Wired News 2004
41. C. J. Ribbens ribbens@vt.edu S. Varadarjan srinidhi@vt.edu M. Chinnusamy mchinnus@vt.edu G. Swaminathan gswamina@vt.edu Balancing computational science and computer science research on a terascale computing facility. Proceedings of the 5th International Conference on Computational Science (ICCS '05) Atlanta, Ga, USA 3515 2005 60 67
42. U. Keith FPGAs vs. CPUs: trends in peak floating-point performance. Proceedings of the 12th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '04) Monterey, Calif, USA 2004 171 180
43. B. Holland M. Vacas V. Aggarwal R. DeVille I. Troxel A. D. George Survey of C-based application mapping tools for reconfigurable computing. Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05) Washington, DC, USA 2005
44. N. Shirazi P. Athanas A. Abbott Implementation of a 2-D fast fourier transform on a FPGA-based custom computing machine. Proceedings of the 5th International Workshop on Field Programmable Logic and Applications (FPL '95) Oxford, UK 1995
45. J. Liang R. Tessier O. Mencer Floating point unit generation and evaluation for FPGAs. Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '03) Napa, Calif, USA 2003 185 194
46. P. Belanovic M. Leeser A library of parameterized floating point modules and their use. Proceedings of the 12th International Conference on Field Programmable Logic and Applications (FPL '02) Montpelier, France 2002
47. J. Dido N. Geraudie L. Loiseau O. Payeur Y. Savaria D. Poirier A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs. Proceedings of the 10th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '02) 2002 Monterey, Calif, USA 50 55
48. N. Nakasato nakasato@riken.jp T. Hamada Astrophysical hydrodynamics simulations on a reconfigurable system. Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05) Napa, Calif, USA 2005 279 280
49. W. Gropp Closing the performance gap. Proceedings of DOE SciDAC PI Meeting Napa, Calif, USA 2003
50. GIMPS The Great Internet Mersenne Prime Search. http://www.mersenne.org/
51. S. Craven C. Patterson P. Athanas Super-sized multiplies: how do FPGAs fare in extended digit multipliers? Proceedings of the 7th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '04) Washington, DC, USA 2004