Input data reuse in compiling window operations onto reconfigurable hardware

ACM SIGPLAN Notices

Volumn 39, Issue 7, 2004, Pages 249-256

  Guo, Zhi ^a   Buyukkurt, Betul ^a   Najjar, Walid ^a  

^a University of California   (United States)

Author keywords

Compilation; High level Synthesis; Reconfigurable computing; Reuse Analysis; VHDL

Indexed keywords

BANDWIDTH; C (PROGRAMMING LANGUAGE); CODES (SYMBOLS); COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; COMPUTER HARDWARE; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; FIR FILTERS; IMAGE PROCESSING; MATHEMATICAL TRANSFORMATIONS; MICROPROCESSOR CHIPS; OPTIMIZATION; VIDEO SIGNAL PROCESSING;

COMPILATION; HIGH-LEVEL SYNTHESIS; RECONFIGURABLE COMPUTING; REUSE ANALYSIS;

PROGRAM COMPILERS;

EID: 4544317363     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/998300.997199     Document Type: Conference Paper

References (31)

1. A. V. Oppenheim, R. W. Schafer, Discrete-Time Signal Processing. Prentice-Hall, Inc. 1989
2. R. C. Gonzales, R. E. Woods, Digital Image Processing. Prentice-Hall Inc. 2002
3. A. M. Tekalp. Digital Video Processing. Prentice-Hall Inc. 1995.
4. H. T. Kung. Why Systolic Architectures? IEEE Computer. Vol. 15, No. 1 (Jan. 1982), pp. 37-46
5. Z. Guo, W. Najjar, F. Vahid and K. Vissers. A Quantitative Analysis of the Speedup Factors of FPGAs over Processors, Int. Symp. Field-Programmable gate Arrays (FPGA), Monterrey, CA, February 2004.
6. D. C. Suresh, W. A. Najjar J. Villareal, G. Stitt and F. Vahid. Profiling Tools for Hardware/Software Partitioning of Embedded Applications. Proc. ACM Symp. On Languages, Compilers and Tools for Embedded Systems (LCTES 2003), San Diego, CA, June 2003.
7. Triscend Corporation, "Triscend A7 Configurable System on a Chip Family." http://www.triscend.com/products/a7.htm 2004
8. Xilinx Corp. "IBM and Xilinx Team." http://www.xilinx.com/prs_rls/ibmpartner.htm 2004
9. Altera Corp. "Excalibur: System-on-a-Programmable," http://www.altera.com 2004
10. SUIF Compiler System, http://suif.stanford.edu, 2004
11. G. Aigner, A. Diwan, D. L. Heine, M. S. Lam, D. L. Moore, B. R. Murphy, C. Sapuntzakis. An Overview of the SUIF2 Compiler Infrastructure. Computer Systems Laboratory, Stanford University.
12. Machine-SUIF. http://www.eecs.harvard.edu/hube/research/machsuif.html, 2004
13. M. D. Smith and G. Holloway. An introduction to machine SUIF and its portable libraries for analysis and optimization. Division of Engineering and Applied Sciences, Harvard University.
14. G. Holloway and M. D. Smith. Machine-SUIF SUIFvm Library. Division of Engineering and Applied Sciences, Harvard University 2002.
15. G. Holloway and M. D. Smith. Machine SUIF Control Flow Graph Library. Division of Engineering and Applied Sciences, Harvard University 2002.
16. G. Holloway and A. Dimock. The Machine SUIF Bit-Vector Data-Flow-Analysis Library. Division of Engineering and Applied Sciences, Harvard University 2002.
17. G. Holloway. The Machine-SUIF Static Single Assignment Library. Division of Engineering and Applied Sciences, Harvard University 2002.
18. Synplicity, Inc. http://www.synplicity.com/ 2004
19. SystemC Consortium. http://www.systemc.org 2004
20. Handel-C Language Overview. Celoxica, Inc. http://www.celoxica.com 2004
21. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood. Hardware-software co-design of embedded reconfigurable architectures. In Design Automation Conf. (DAC), 1999.
22. W. Najjar, W. Böhm, B. Draper, J. Hammes, R. Rinker, R. Beveridge, M. Chawathe and C. Ross. From Algorithms to Hardware - A High-Level Language Abstraction for Reconfigurable Computing. IEEE Computer, August 2003.
23. W. Böhm, J. Hammes, B. Draper, M. Chawathe, C. Ross, R. Rinker, W. Najjar. Mapping a Single Assignment Programming Language to Reconfigurable Systems, The Journal of Supercomputing, Volume 21, pages 117-130, 2002.
24. M. B. Gokhale, J. M. Stone, J. Arnold, and M. Lalinowski. Stream-oriented FPGA computing in the Streams-C high level language. In IEEE Symp. on FPGAs for Custom Computing Machines (FCCM), 2000.
25. T. J. Callahan, J. R. Hauser, J. Wawrzynek. The Garp Architecture and C Compiler. IEEE Computer, April 2000.
26. SPARK. http://www.cecs.uci.edu/~spark/ 2004
27. M. E. Wolf and M. S. Lam. A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel and Distributed Systems, 2(4): 452-470, October 1991.
28. D. Kulkarni, W. Najjar, R. Rinker, and F. Kurdahi, Fast Area Estimation to Support Compiler Optimizations in FPGA-based Reconfigurable Systems, IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, April 2002.
29. J. Frigo, M. Gokhale, and D. Lavenier. Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective. Ninth ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, CA, 2001.
30. B. So, M. W. Hall and P. C. Diniz, "A Compiler Approach to Fast Hardware Design Space Exploration in FPGA-based Systems", Int. Symp. On Programmong Language Design and Implementation (PLDI) 2002
31. X. Liang, J. Jean, Mapping of Generalized Template Mapping on Reconfigurable Computers. IEEE Trans. on VLSI System, 11(3): 485-498, 2003